Marco-Winzker / NN_RGB_FPGALinks
FPGA Design of a Neural Network for Color Detection
☆76Updated 4 months ago
Alternatives and similar repositories for NN_RGB_FPGA
Users that are interested in NN_RGB_FPGA are comparing it to the libraries listed below
Sorting:
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆35Updated last year
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- Implementation of CNN using Verilog☆218Updated 7 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- A 2D convolution hardware implementation written in Verilog☆46Updated 4 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆203Updated last month
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 7 months ago
- SystemVerilog Tutorial☆153Updated last month
- ☆92Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆49Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆128Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆55Updated 4 years ago
- ☆55Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆135Updated 3 years ago
- Lecture about FIR filter on an FPGA☆12Updated last year
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆80Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- IC implementation of TPU☆124Updated 5 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆101Updated 2 years ago
- UVM and System Verilog Manuals☆43Updated 6 years ago
- ☆17Updated last month