Marco-Winzker / NN_RGB_FPGA
FPGA Design of a Neural Network for Color Detection
☆75Updated 2 months ago
Alternatives and similar repositories for NN_RGB_FPGA:
Users that are interested in NN_RGB_FPGA are comparing it to the libraries listed below
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆107Updated 5 years ago
- Implementation of CNN using Verilog☆212Updated 7 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 5 months ago
- An implementation of the CORDIC algorithm in Verilog.☆93Updated 6 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆34Updated 11 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆76Updated 2 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆56Updated 2 years ago
- ☆28Updated last year
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆120Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆148Updated 10 months ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆59Updated 3 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- UVM and System Verilog Manuals☆41Updated 6 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆40Updated last year
- ☆52Updated 6 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆196Updated last year
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆51Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆102Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆75Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆125Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆191Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- A 2D convolution hardware implementation written in Verilog☆44Updated 4 years ago
- ☆87Updated last year
- PYNQ Composabe Overlays☆71Updated 10 months ago