FPGA Design of a Neural Network for Color Detection
☆87Feb 5, 2025Updated last year
Alternatives and similar repositories for NN_RGB_FPGA
Users that are interested in NN_RGB_FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆51May 15, 2024Updated 2 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆25May 15, 2024Updated 2 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆12Nov 18, 2019Updated 6 years ago
- ☆321Mar 3, 2024Updated 2 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆11Dec 3, 2025Updated 11 months ago
- use Zybo z7-20☆18May 21, 2025Updated last year
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 7 years ago
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 8 months ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 6 years ago
- ☆14Nov 6, 2022Updated 3 years ago
- edX silicon photonics course☆12Mar 21, 2018Updated 8 years ago
- Hardware random number generator for FPGAs☆10May 7, 2015Updated 11 years ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆36Jul 9, 2019Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆117Apr 3, 2020Updated 6 years ago
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆35Dec 26, 2023Updated 2 years ago
- Code for our paper 'Automatic Synthesis of Broadband Silicon Photonic Devices via Bayesian Optimization'☆15May 17, 2024Updated 2 years ago
- Implementation of a cascaded microring filter consisting of N rings.☆11May 11, 2021Updated 5 years ago
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq and other FPGA tutorials, ready to copy and paste.☆87Mar 31, 2026Updated 7 months ago
- A modular and multifunctional embedded platform designed for mobile robotics applications.☆20Sep 5, 2026Updated last month
- ☆59May 17, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆12Oct 7, 2023Updated 3 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆18Jul 30, 2021Updated 5 years ago
- Steps to reproduce the build of PYNQ on ZedBoard☆14Nov 10, 2021Updated 4 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆18Feb 6, 2019Updated 7 years ago
- ☆12Jul 7, 2020Updated 6 years ago
- ☆10May 5, 2020Updated 6 years ago
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated last week
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- FPGA clone of the game Super Hexagon☆12May 12, 2015Updated 11 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- ☆12Jul 14, 2021Updated 5 years ago
- ☆12Apr 3, 2026Updated 7 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Senior Design☆13Updated this week