Marco-Winzker / NN_RGB_FPGALinks
FPGA Design of a Neural Network for Color Detection
☆77Updated 6 months ago
Alternatives and similar repositories for NN_RGB_FPGA
Users that are interested in NN_RGB_FPGA are comparing it to the libraries listed below
Sorting:
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆111Updated 5 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆212Updated 2 months ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆34Updated last year
- Implementation of CNN using Verilog☆223Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- ☆277Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆141Updated 4 years ago
- A 2D convolution hardware implementation written in Verilog☆48Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆55Updated 2 years ago
- UVM and System Verilog Manuals☆44Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆140Updated last year
- Verilog HDL files☆147Updated last year
- Files used with hackster examples☆146Updated 5 years ago
- An implementation of the CORDIC algorithm in Verilog.☆98Updated 6 years ago
- SystemVerilog Tutorial☆159Updated 3 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆195Updated 6 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆31Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆89Updated 2 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆64Updated 3 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆116Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆45Updated last year
- Pynq projects and guides☆28Updated 6 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆112Updated 2 months ago
- Fixed Point Math Library for Verilog☆138Updated 11 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago