☆65Jun 25, 2024Updated last year
Alternatives and similar repositories for SpatialFilter
Users that are interested in SpatialFilter are comparing it to the libraries listed below
Sorting:
- Verilog modules required to get the OV7670 camera working☆78Jul 26, 2018Updated 7 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Userspace I/O library for Xilinx AXI S2MM DMA☆11Sep 9, 2025Updated 6 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 6 years ago
- ☆301Mar 3, 2024Updated 2 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆35Nov 8, 2021Updated 4 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆229May 20, 2025Updated 10 months ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- PYNQ for Zybo board☆13Jan 30, 2026Updated last month
- Furiosa Warboy Vision Models☆16Aug 27, 2025Updated 6 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- my UVM training projects☆39Mar 14, 2019Updated 7 years ago
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- A Lint Output Analyzer☆23Mar 29, 2019Updated 6 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆26Mar 18, 2023Updated 3 years ago
- ☆59Aug 2, 2022Updated 3 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Auto tagging of stack overflow questions. Used dataset: https://www.kaggle.com/stackoverflow/stacksample☆11May 25, 2020Updated 5 years ago
- This source code (in Python) is a preliminary implementation of my quadratic-time positive integer matrix multiplication.☆10Nov 23, 2022Updated 3 years ago
- Code associated with Cal Poly Pomona's ECE 4305☆40Nov 7, 2021Updated 4 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- ☆22Jan 9, 2024Updated 2 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 11 months ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Nov 26, 2020Updated 5 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- ☆13Sep 29, 2024Updated last year
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆14Feb 1, 2023Updated 3 years ago
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆23Aug 19, 2016Updated 9 years ago
- ☆18May 5, 2022Updated 3 years ago
- A repository FPGA-friendly SNN models☆35Mar 24, 2021Updated 4 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 2 years ago
- Linrad - SDR receiver☆15Nov 22, 2025Updated 3 months ago