☆69Jun 25, 2024Updated 2 years ago
Alternatives and similar repositories for SpatialFilter
Users that are interested in SpatialFilter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a Vivado project to create an IoT device with ZYBO (Zynq).☆13Jan 18, 2018Updated 8 years ago
- Verilog modules required to get the OV7670 camera working☆88Jul 26, 2018Updated 8 years ago
- ☆11Aug 11, 2025Updated last year
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆41Jun 14, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆14Apr 6, 2021Updated 5 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆41Aug 30, 2025Updated last year
- RISC-V instruction set extensions for SM4 block cipher☆22Mar 6, 2020Updated 6 years ago
- ☆321Mar 3, 2024Updated 2 years ago
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆44Nov 8, 2021Updated 4 years ago
- my UVM training projects☆40Mar 14, 2019Updated 7 years ago
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆38Nov 22, 2024Updated last year
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆21Aug 14, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Design and implementation of a video decoder on an Altera Cyclone V FPGA board.☆24Jun 6, 2026Updated 4 months ago
- A Simple Flask App to interact with your Machine Translation Model☆13Feb 26, 2020Updated 6 years ago
- RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.☆20Oct 6, 2026Updated 3 weeks ago
- HeiChips 2026 LibreLane Workshop☆16Aug 7, 2026Updated 2 months ago
- ☆59Aug 2, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Nov 18, 2022Updated 3 years ago
- ☆27May 31, 2021Updated 5 years ago
- Generator of verilog description for FPGA MobileNet implementation☆191Jun 23, 2022Updated 4 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆33Mar 18, 2023Updated 3 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 7 years ago
- An oscilloscope based on stm32H743☆10Jan 3, 2020Updated 6 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆250May 20, 2025Updated last year
- Linrad - SDR receiver☆20Oct 17, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Files for the DigiPi project made by Craig Lamparter☆12Jul 22, 2025Updated last year
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- Files used with hackster examples☆154Aug 3, 2020Updated 6 years ago
- ☆22Jan 9, 2024Updated 2 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- End-to-End NPU: RTL systolic array → AXI4 SoC → TVM compiler → FPGA inference☆67Jul 29, 2026Updated 3 months ago