☆64Jun 25, 2024Updated 2 years ago
Alternatives and similar repositories for SpatialFilter
Users that are interested in SpatialFilter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog modules required to get the OV7670 camera working☆85Jul 26, 2018Updated 7 years ago
- Userspace I/O library for Xilinx AXI S2MM DMA☆12Sep 9, 2025Updated 10 months ago
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆40Nov 8, 2021Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆40Jun 14, 2019Updated 7 years ago
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆34Aug 30, 2025Updated 10 months ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- my UVM training projects☆38Mar 14, 2019Updated 7 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Implementation of RISC-V RV32I☆32Aug 30, 2022Updated 3 years ago
- ☆313Mar 3, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆32Mar 18, 2023Updated 3 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 6 years ago
- Updated ZedBoard BSP for current (2024.2) petalinux☆15Dec 18, 2024Updated last year
- Furiosa Warboy Vision Models☆17Aug 27, 2025Updated 10 months ago
- ☆59Aug 2, 2022Updated 3 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆238May 20, 2025Updated last year
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Code associated with Cal Poly Pomona's ECE 4305☆42Nov 7, 2021Updated 4 years ago
- Files used with hackster examples☆154Aug 3, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆84Nov 26, 2020Updated 5 years ago
- This source code (in Python) is a preliminary implementation of my quadratic-time positive integer matrix multiplication.☆10Nov 23, 2022Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- ☆22Jan 9, 2024Updated 2 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- ☆13Apr 24, 2022Updated 4 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- The SoC for the introduction to chip design course spring 2026☆18May 22, 2026Updated last month
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆25Aug 19, 2016Updated 9 years ago
- Linrad - SDR receiver☆17Nov 22, 2025Updated 7 months ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆22Apr 13, 2023Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆59Nov 16, 2023Updated 2 years ago
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 7 years ago