☆64Jun 25, 2024Updated last year
Alternatives and similar repositories for SpatialFilter
Users that are interested in SpatialFilter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog modules required to get the OV7670 camera working☆80Jul 26, 2018Updated 7 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- ☆311Mar 3, 2024Updated 2 years ago
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆36Nov 8, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Image Processing Toolbox in Verilog using Basys3 FPGA☆232May 20, 2025Updated last year
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated last year
- PYNQ for Zybo board☆14Jan 30, 2026Updated 3 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- my UVM training projects☆38Mar 14, 2019Updated 7 years ago
- Implementation of RISC-V RV32I☆30Aug 30, 2022Updated 3 years ago
- Design and implementation of a video decoder on an Altera Cyclone V FPGA board.☆23Apr 2, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Nov 18, 2022Updated 3 years ago
- A Lint Output Analyzer☆24Mar 29, 2019Updated 7 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆30Mar 18, 2023Updated 3 years ago
- ☆59Aug 2, 2022Updated 3 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Auto tagging of stack overflow questions. Used dataset: https://www.kaggle.com/stackoverflow/stacksample☆11May 25, 2020Updated 5 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Files used with hackster examples☆152Aug 3, 2020Updated 5 years ago
- Code associated with Cal Poly Pomona's ECE 4305☆42Nov 7, 2021Updated 4 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- ☆22Jan 9, 2024Updated 2 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆16Feb 1, 2023Updated 3 years ago
- ☆19May 5, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated 2 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- Linrad - SDR receiver☆16Nov 22, 2025Updated 6 months ago
- A repository FPGA-friendly SNN models☆36Mar 24, 2021Updated 5 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 6 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 2 years ago