vipinkmenon / SpatialFilter
☆50Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for SpatialFilter
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- ☆16Updated 7 months ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- ☆14Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- AXI Interconnect☆45Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆118Updated 3 years ago
- ☆26Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆126Updated 4 months ago
- ☆36Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- Lecture about FIR filter on an FPGA☆13Updated 5 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Updated 4 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- ☆50Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago
- UVM and System Verilog Manuals☆35Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago