☆63May 22, 2026Updated 5 months ago
Alternatives and similar repositories for xwave
Users that are interested in xwave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24May 22, 2026Updated 5 months ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆117Oct 21, 2026Updated 3 weeks ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆131Oct 13, 2026Updated 3 weeks ago
- ☆25Mar 19, 2026Updated 7 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 11 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆27Jul 14, 2026Updated 3 months ago
- Open-source, license-free MCP server for RTL waveform debug: reads FST waveforms (VCD/FSDB auto-convert) plus a SystemVerilog netlist, wi…☆280Oct 23, 2026Updated 3 weeks ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Updated this week
- ☆18Jan 7, 2023Updated 3 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- ☆27Nov 5, 2026Updated last week
- UnityChip Verification AI-Agent☆239Updated this week
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆17Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- System on Chip verified with UVM/OSVVM/FV☆37Updated this week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆29Jan 6, 2026Updated 10 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆20Aug 13, 2018Updated 8 years ago
- ☆16May 25, 2026Updated 5 months ago
- UVM interactive debug library☆34Feb 28, 2026Updated 8 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Oct 19, 2026Updated 3 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Python-first hardware construction toolkit with MLIR compilation, C++ simulation, and Verilog generation.☆46Updated this week
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆151Jan 23, 2024Updated 2 years ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆37Sep 29, 2026Updated last month
- There is segmentation fault of VCS which should be fixed.☆47Sep 19, 2023Updated 3 years ago
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- small tools developed at work☆10Aug 25, 2026Updated 2 months ago
- YAMM package repository☆36Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆479Nov 6, 2026Updated last week
- ☆57Oct 12, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A collection of license features from a varity of EDA vendors☆101Oct 10, 2026Updated last month
- ☆14Jun 9, 2026Updated 5 months ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 8 years ago
- ☆49Nov 1, 2026Updated last week
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆22Mar 12, 2024Updated 2 years ago
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆55Oct 5, 2026Updated last month
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
Are these results useful?