☆63May 22, 2026Updated 4 months ago
Alternatives and similar repositories for xwave
Users that are interested in xwave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24May 22, 2026Updated 4 months ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆105Sep 25, 2026Updated last week
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆118Sep 25, 2026Updated last week
- ☆25Mar 19, 2026Updated 6 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆24Jul 14, 2026Updated 2 months ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Updated this week
- ☆18Jan 7, 2023Updated 3 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆20Aug 13, 2018Updated 8 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆28Jan 6, 2026Updated 8 months ago
- ☆50Aug 20, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Sep 25, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆16May 25, 2026Updated 4 months ago
- YAMM package repository☆34Mar 20, 2023Updated 3 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- ☆26Sep 18, 2026Updated 2 weeks ago
- UnityChip Verification AI-Agent☆229Updated this week
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- UVM verification kits which uses YASA as simulation script☆19Dec 10, 2019Updated 6 years ago
- There is segmentation fault of VCS which should be fixed.☆47Sep 19, 2023Updated 3 years ago
- A collection of license features from a varity of EDA vendors☆96Sep 26, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆153Jan 23, 2024Updated 2 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- ☆185Mar 10, 2025Updated last year
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆41Updated this week
- SystemC Configuration, Control and Inspection (CCI)☆22Jul 7, 2026Updated 2 months ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- UVM interactive debug library☆36Feb 28, 2026Updated 7 months ago
- Agent skills for veriloga☆34Jul 21, 2026Updated 2 months ago
- ☆18Sep 25, 2026Updated last week
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- ☆20Dec 21, 2020Updated 5 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 4 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago