☆63May 22, 2026Updated 5 months ago
Alternatives and similar repositories for xwave
Users that are interested in xwave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24May 22, 2026Updated 5 months ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆109Oct 10, 2026Updated 2 weeks ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆119Oct 13, 2026Updated last week
- ☆25Mar 19, 2026Updated 7 months ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆27Jul 14, 2026Updated 3 months ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- Python-first hardware construction toolkit with MLIR compilation, C++ simulation, and Verilog generation.☆40Updated this week
- UnityChip Verification AI-Agent☆232Updated this week
- ☆18Jan 7, 2023Updated 3 years ago
- Open-source, license-free MCP server for RTL waveform debug: reads FST waveforms (VCD/FSDB auto-convert) plus a SystemVerilog netlist, wi…☆248Updated this week
- ☆27Oct 14, 2026Updated last week
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- System on Chip verified with UVM/OSVVM/FV☆37Updated this week
- ☆54Oct 12, 2026Updated last week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆20Aug 13, 2018Updated 8 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆29Jan 6, 2026Updated 9 months ago
- There is segmentation fault of VCS which should be fixed.☆47Sep 19, 2023Updated 3 years ago
- YAMM package repository☆35Mar 20, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆16May 25, 2026Updated 4 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- A collection of license features from a varity of EDA vendors☆97Oct 10, 2026Updated last week
- UVM verification kits which uses YASA as simulation script☆19Dec 10, 2019Updated 6 years ago
- A Python implementation of the demosaicing dataset generation algorithm proposed by Khashabi et al. (July 2013). https://ieeexplore.ieee.…☆10Oct 3, 2023Updated 3 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆152Jan 23, 2024Updated 2 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 8 years ago
- svlib from http://www.verilab.com/resources/svlib/☆28Jun 2, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Systemverilog DPI-C call Python function☆29Mar 11, 2021Updated 5 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- ☆188Mar 10, 2025Updated last year
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 8 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- ☆26Mar 25, 2025Updated last year