oxidecomputer / quartzLinks
Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.
☆16Updated last week
Alternatives and similar repositories for quartz
Users that are interested in quartz are comparing it to the libraries listed below
Sorting:
- An FPGA reverse engineering and documentation project☆63Updated last week
- ☆16Updated last year
- Playground for experimenting with and sharing short Amaranth programs on the web☆20Updated 2 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Updated 3 weeks ago
- Hot Reconfiguration Technology demo☆41Updated 3 years ago
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- Industry standard I/O for Amaranth HDL☆31Updated last year
- RFCs for changes to the Amaranth language and standard components☆18Updated last month
- Experiments with Yosys cxxrtl backend☆50Updated last year
- PicoRV☆43Updated 5 years ago
- Unofficial Yosys WebAssembly packages☆74Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Exploring gate level simulation☆59Updated 8 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆19Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 4 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 3 years ago
- 妖刀夢渡☆63Updated 6 years ago
- Betrusted embedded controller (UP5K)☆48Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated 2 years ago
- An embedded OS for Apple M1 Pro chipsets☆18Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- Sled System Emulator☆28Updated 2 months ago
- RISC-V out-of-order core for education and research purposes☆81Updated last month
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- A Python-based HDL and framework for silicon-based witchcraft☆30Updated last week
- Symbolic execution of LLVM IR☆14Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago