freecores / verilog_fixed_point_math_libraryLinks
Fixed Point Math Library for Verilog
☆141Updated 11 years ago
Alternatives and similar repositories for verilog_fixed_point_math_library
Users that are interested in verilog_fixed_point_math_library are comparing it to the libraries listed below
Sorting:
- Verilog digital signal processing components☆150Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 5 months ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Altera Advanced Synthesis Cookbook 11.0☆107Updated 2 years ago
- AHB3-Lite Interconnect☆90Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- round robin arbiter☆75Updated 11 years ago
- Verilog UART☆178Updated 12 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- JPEG Encoder Verilog☆77Updated 2 years ago
- AXI interface modules for Cocotb☆278Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆367Updated last year
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated last week
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆188Updated 3 years ago
- ☆163Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- Mathematical Functions in Verilog☆94Updated 4 years ago
- An implementation of the CORDIC algorithm in Verilog.☆98Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Example designs for FPGA Drive FMC☆262Updated 7 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago