Fixed Point Math Library for Verilog
☆151Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for verilog_fixed_point_math_library
Users that are interested in verilog_fixed_point_math_library are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- Mathematical Functions in Verilog☆101Mar 7, 2021Updated 5 years ago
- round robin arbiter☆77Jul 17, 2014Updated 12 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- SDRAM controller with AXI4 interface☆110Aug 8, 2019Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- ☆92Jun 27, 2022Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆166Feb 27, 2025Updated last year
- Ethernet MAC 10/100 Mbps☆92Oct 2, 2019Updated 7 years ago
- ☆39Mar 10, 2021Updated 5 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆241Sep 14, 2023Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- double_fpu_verilog☆22Jul 17, 2014Updated 12 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆41Aug 30, 2025Updated last year
- This is a circular buffer controller used in FPGA.☆36Jan 12, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Educational materials and tooling for digital HDL synthesis in Python with myHDL☆36Sep 24, 2018Updated 8 years ago
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- ☆10Jul 6, 2015Updated 11 years ago
- ☆19Jul 19, 2018Updated 8 years ago
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated 3 weeks ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆44May 22, 2020Updated 6 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago
- Verilog module for calculation of FFT.☆198Aug 22, 2012Updated 14 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆209Oct 9, 2019Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Fixed point math library for SystemVerilog☆45Nov 14, 2024Updated last year
- ☆10Mar 18, 2020Updated 6 years ago