Fixed Point Math Library for Verilog
☆148Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for verilog_fixed_point_math_library
Users that are interested in verilog_fixed_point_math_library are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART -> AXI Bridge☆72Jul 1, 2021Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 5 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- SDRAM controller with AXI4 interface☆103Aug 8, 2019Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆85Oct 2, 2019Updated 6 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆229Sep 14, 2023Updated 2 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- AMBA bus lecture material☆522Jan 21, 2020Updated 6 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- This is a circular buffer controller used in FPGA.☆35Jan 12, 2016Updated 10 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Verilog module for calculation of FFT.☆192Aug 22, 2012Updated 13 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- synthesiseable ieee 754 floating point library in verilog☆725Mar 13, 2023Updated 3 years ago
- Opensource DDR3 Controller☆423Jan 18, 2026Updated 2 months ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆13Jun 25, 2025Updated 9 months ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆197Oct 9, 2019Updated 6 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- Verilog PCI express components☆1,559Apr 26, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆10Mar 18, 2020Updated 6 years ago
- Robotic Application Processor☆25Jan 2, 2022Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- ☆10Jul 6, 2015Updated 10 years ago
- configurable cordic core in verilog☆53Jul 17, 2014Updated 11 years ago
- Verilog I2C interface for FPGA implementation☆690Feb 27, 2025Updated last year