freecores / verilog_fixed_point_math_libraryLinks
Fixed Point Math Library for Verilog
☆131Updated 10 years ago
Alternatives and similar repositories for verilog_fixed_point_math_library
Users that are interested in verilog_fixed_point_math_library are comparing it to the libraries listed below
Sorting:
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- Verilog digital signal processing components☆139Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- AXI interface modules for Cocotb☆262Updated last year
- round robin arbiter☆74Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- A simple implementation of a UART modem in Verilog.☆134Updated 3 years ago
- AHB3-Lite Interconnect☆89Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆127Updated 5 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆199Updated last year
- ☆159Updated 2 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- Verilog UART☆165Updated 12 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆349Updated last year
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- SpinalHDL Hardware Math Library☆86Updated 10 months ago
- An implementation of the CORDIC algorithm in Verilog.☆96Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago