Fixed Point Math Library for Verilog
☆151Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for verilog_fixed_point_math_library
Users that are interested in verilog_fixed_point_math_library are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- round robin arbiter☆78Jul 17, 2014Updated 12 years ago
- Mathematical Functions in Verilog☆100Mar 7, 2021Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- double_fpu_verilog☆22Jul 17, 2014Updated 12 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- SDRAM controller with AXI4 interface☆109Aug 8, 2019Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆90Oct 2, 2019Updated 7 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆165Feb 27, 2025Updated last year
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆240Sep 14, 2023Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- AMBA bus lecture material☆558Jan 21, 2020Updated 6 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- This is a circular buffer controller used in FPGA.☆36Jan 12, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog module for calculation of FFT.☆197Aug 22, 2012Updated 14 years ago
- ☆10Jul 6, 2015Updated 11 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- Fixed point math library for SystemVerilog☆45Nov 14, 2024Updated last year
- synthesiseable ieee 754 floating point library in verilog☆760Mar 13, 2023Updated 3 years ago
- Memory Controller IP Core☆10Jul 17, 2014Updated 12 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆208Oct 9, 2019Updated 7 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆89Jun 27, 2022Updated 4 years ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- ☆10Mar 18, 2020Updated 6 years ago
- Verilog PCI express components☆1,671Apr 26, 2024Updated 2 years ago
- Robotic Application Processor☆26Jan 2, 2022Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 8 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆44May 22, 2020Updated 6 years ago