Fixed Point Math Library for Verilog
☆147Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for verilog_fixed_point_math_library
Users that are interested in verilog_fixed_point_math_library are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 5 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆161Feb 27, 2025Updated last year
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆225Sep 14, 2023Updated 2 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- SDRAM controller with AXI4 interface☆103Aug 8, 2019Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Oct 2, 2019Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- AMBA bus lecture material☆515Jan 21, 2020Updated 6 years ago
- ☆29Feb 20, 2024Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 9 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Opensource DDR3 Controller☆420Jan 18, 2026Updated last month
- Verilog PCI express components☆1,543Apr 26, 2024Updated last year
- synthesiseable ieee 754 floating point library in verilog☆723Mar 13, 2023Updated 2 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Verilog module for calculation of FFT.☆192Aug 22, 2012Updated 13 years ago
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Feb 24, 2026Updated last week
- True Random Number Generator core implemented in Verilog.☆81Oct 8, 2020Updated 5 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- Robotic Application Processor☆25Jan 2, 2022Updated 4 years ago