freecores / verilog_fixed_point_math_libraryLinks
Fixed Point Math Library for Verilog
☆138Updated 11 years ago
Alternatives and similar repositories for verilog_fixed_point_math_library
Users that are interested in verilog_fixed_point_math_library are comparing it to the libraries listed below
Sorting:
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- Verilog digital signal processing components☆146Updated 2 years ago
- Basic RISC-V Test SoC☆138Updated 6 years ago
- Verilog UART☆177Updated 12 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- SDRAM controller with AXI4 interface☆96Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆171Updated 8 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- An implementation of the CORDIC algorithm in Verilog.☆98Updated 6 years ago
- round robin arbiter☆74Updated 11 years ago
- Altera Advanced Synthesis Cookbook 11.0☆106Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- JPEG Encoder Verilog☆77Updated 2 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- Pipeline FFT Implementation in Verilog HDL☆126Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆359Updated last year
- AHB3-Lite Interconnect☆90Updated last year
- ☆161Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 2 weeks ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- Mathematical Functions in Verilog☆93Updated 4 years ago