An Agile Chisel-Based SoC Design Framework
☆26Dec 29, 2021Updated 4 years ago
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A machine model for line-rate programmable switches☆26Oct 8, 2016Updated 9 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Nov 16, 2022Updated 3 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- μP4: A framework for programming dataplane of network devices☆34Aug 4, 2020Updated 5 years ago
- Justitia provides RDMA isolation between applications with diverse requirements.☆43May 25, 2022Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- NetLock: Fast, Centralized Lock Management Using Programmable Switches☆32Sep 2, 2020Updated 5 years ago
- ☆15Sep 10, 2017Updated 8 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆36Oct 26, 2021Updated 4 years ago
- High-Speed Stateful Packet Processor for Programmable Switches☆14Dec 18, 2022Updated 3 years ago
- Scaling Up Memory Disaggregated Applications with SMART☆34Apr 23, 2024Updated last year
- ☆55Jun 22, 2022Updated 3 years ago
- The Domino compiler to run packet programs on pipelined switches☆29Aug 12, 2021Updated 4 years ago
- ☆20May 3, 2022Updated 3 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆60Feb 27, 2022Updated 4 years ago
- Getting Started with Aether☆11Aug 3, 2023Updated 2 years ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- ☆60Oct 29, 2020Updated 5 years ago
- ☆23Jul 21, 2022Updated 3 years ago
- ☆12Apr 4, 2022Updated 3 years ago
- Switches for HIRE: Resource Scheduling for Data Center In-Network Computing☆13Jan 18, 2021Updated 5 years ago
- Query-Driven Streaming Network Telemetry☆66Feb 24, 2021Updated 5 years ago
- Twenty Years After: Hierarchical Core-Stateless Fair Queueing☆17Feb 26, 2021Updated 5 years ago
- ☆33Mar 31, 2021Updated 4 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Feb 22, 2023Updated 3 years ago
- [ACM CoNEXT22 Best Paper Award] NTSocks: An ultra-low latency and compatible PCIe interconnect for rack-scale disaggregation.☆41Jul 11, 2024Updated last year
- ☆11Aug 4, 2022Updated 3 years ago
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆16Jan 18, 2020Updated 6 years ago
- µTune: Auto-Tuned Threading for OLDI Microservices☆14Oct 8, 2018Updated 7 years ago
- ☆14Aug 3, 2020Updated 5 years ago
- ☆34Dec 24, 2015Updated 10 years ago
- Open source FPGA-based NIC and platform for in-network compute☆206May 4, 2024Updated last year
- p4 language running on Snabb Switch (work-in-progress)☆12Feb 27, 2016Updated 10 years ago
- Generating P4 Code for the Application Layer☆15Sep 27, 2023Updated 2 years ago
- The code runs on the netronome smart card to filtering PPPoE and PPP control plane packet send to vbras and Decap\Encap data plane packet…☆11Jun 21, 2017Updated 8 years ago
- DPDK-based Packet Generator☆15Dec 14, 2015Updated 10 years ago
- ☆18May 3, 2024Updated last year
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Jul 2, 2019Updated 6 years ago