l-nic / chipyard
An Agile Chisel-Based SoC Design Framework
☆26Updated 3 years ago
Alternatives and similar repositories for chipyard:
Users that are interested in chipyard are comparing it to the libraries listed below
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- ☆45Updated 2 years ago
- ☆14Updated 2 years ago
- ☆31Updated 9 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆22Updated 6 years ago
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆68Updated 2 years ago
- ☆14Updated 7 years ago
- ☆18Updated 2 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆57Updated 3 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆26Updated 3 years ago
- ☆62Updated 2 months ago
- ☆51Updated 9 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated 2 years ago
- ☆59Updated 4 years ago
- ☆32Updated 4 years ago
- ESnet SmartNIC hardware design repository.☆50Updated last week
- A machine model for line-rate programmable switches☆24Updated 8 years ago
- Clio, ASPLOS'22.☆74Updated 3 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- P4-14/16 Bluespec Compiler☆86Updated 7 years ago
- P4 compatible HLS modules☆11Updated 7 years ago
- ☆13Updated 11 months ago
- ☆12Updated 2 years ago
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- The Domino compiler to run packet programs on pipelined switches☆29Updated 3 years ago
- ☆52Updated 6 months ago
- DeepMatch: Practical Deep Packet Inspection in the Data Plane using Network Processors☆15Updated 4 years ago