l-nic / chipyardLinks
An Agile Chisel-Based SoC Design Framework
☆26Updated 3 years ago
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below
Sorting:
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 4 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 4 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- ☆51Updated 3 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Updated 2 years ago
- ☆35Updated 9 years ago
- ☆15Updated 2 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆60Updated 3 years ago
- ☆69Updated 9 months ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Updated 6 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- ☆60Updated 5 years ago
- ☆53Updated last year
- P4 compatible HLS modules☆11Updated 7 years ago
- A machine model for line-rate programmable switches☆25Updated 9 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- P4-14/16 Bluespec Compiler☆88Updated 7 years ago
- ☆15Updated 8 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆29Updated 3 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆18Updated 3 years ago
- DeepMatch: Practical Deep Packet Inspection in the Data Plane using Network Processors☆15Updated 4 years ago
- ☆20Updated 2 years ago
- Programming system for NIC-accelerated network applications☆28Updated 7 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆135Updated 2 years ago
- ☆20Updated 8 years ago
- ☆32Updated 4 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 4 years ago
- ☆46Updated 3 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 3 years ago
- P4-NetFPGA wiki☆104Updated 7 years ago