Alternatives and similar repositories for chipyard

Users that are interested in chipyard are comparing it to the libraries listed below

• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆35Updated 3 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 3 years ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆38Updated 5 years ago
• multitenancy-project / menshen
  ☆51Updated 2 years ago
• utnslab / RingleaderNIC
  ☆14Updated 2 years ago
• programmable-scheduling / pifo-hardware
  ☆33Updated 9 years ago
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆22Updated 6 years ago
• tcp-acceleration-service / FlexTOE
  Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism
  ☆58Updated 3 years ago
• NetFPGA / NetFPGA-PLUS
  ☆51Updated 11 months ago
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆70Updated 2 years ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆44Updated 2 years ago
• engjefersonsantiago / P4HLS
  P4 compatible HLS modules
  ☆11Updated 7 years ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆103Updated 2 years ago
• Xilinx / open-nic-dpdk
  DPDK Drivers for AMD OpenNIC
  ☆26Updated last year
• axbryd / hXDP-Artifacts
  ☆59Updated 4 years ago
• ncsg-group / csRNA
  ☆13Updated last year
• pcie-bench / pcie-model
  ☆62Updated 4 months ago
• HKUST-SING / srnic-simulation-public
  ☆19Updated 2 years ago
• esnet / esnet-smartnic-hw
  ESnet SmartNIC hardware design repository.
  ☆53Updated last week
• anirudhSK / drmt
  ☆15Updated 7 years ago
• Winters123 / FastRMT
  Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.
  ☆26Updated 3 years ago
• MLNetwork / rostam
  ☆24Updated 4 years ago
• packet-transactions / banzai
  A machine model for line-rate programmable switches
  ☆24Updated 8 years ago
• barabanshek / Dagger
  HW/SW co-designed end-host RPC stack
  ☆20Updated 3 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆77Updated 3 years ago
• opensmartnic / panic_with_cocotb
  ☆14Updated 2 years ago
• in-ATP / switchML
  ☆32Updated 4 years ago
• acsl-technion / lynx
  Sources and examples for ASPLOS20 paper
  ☆14Updated 4 years ago
• jhypolite / DeepMatch
  DeepMatch: Practical Deep Packet Inspection in the Data Plane using Network Processors
  ☆15Updated 4 years ago
• axbryd / warp-artifacts
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆17Updated 3 years ago