spcl / pspin
PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
☆101Updated last year
Related projects ⓘ
Alternatives and complementary repositories for pspin
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 8 months ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆104Updated 3 weeks ago
- AMD OpenNIC Shell includes the HDL source files☆99Updated 5 months ago
- ☆55Updated 4 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆31Updated last month
- ☆47Updated 4 months ago
- Framework for FPGA-accelerated Middlebox Development☆40Updated last year
- upstream: https://github.com/RALC88/gem5☆32Updated last year
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆95Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆46Updated 4 months ago
- ☆84Updated 9 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs☆120Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆81Updated last month
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆68Updated 2 months ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆33Updated 6 years ago
- ☆25Updated last month
- VNx: Vitis Network Examples☆137Updated 3 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆72Updated 2 years ago
- ☆30Updated 8 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- ☆20Updated last year
- Ethernet switch implementation written in Verilog☆40Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆169Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago