spcl / pspinLinks
PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
☆104Updated 2 years ago
Alternatives and similar repositories for pspin
Users that are interested in pspin are comparing it to the libraries listed below
Sorting:
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆144Updated 6 months ago
- ☆71Updated 3 weeks ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 8 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆131Updated 2 years ago
- ☆67Updated 7 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 2 months ago
- AMD OpenNIC Shell includes the HDL source files☆127Updated 8 months ago
- ☆53Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated last week
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Tutorial Material from the SST Team☆23Updated last month
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- ☆51Updated 3 years ago
- Gem5 with PCI Express integrated.☆21Updated 6 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆37Updated 5 months ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- ☆34Updated 9 years ago
- ☆97Updated last year
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆50Updated this week
- ☆31Updated 3 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆13Updated last year
- Clio, ASPLOS'22.☆78Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- VNx: Vitis Network Examples☆153Updated 3 weeks ago