spcl / pspin
PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
☆101Updated 2 years ago
Alternatives and similar repositories for pspin:
Users that are interested in pspin are comparing it to the libraries listed below
- ☆62Updated last month
- AMD OpenNIC driver includes the Linux kernel driver☆65Updated 3 months ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆121Updated 2 weeks ago
- AMD OpenNIC Shell includes the HDL source files☆112Updated 3 months ago
- ☆51Updated 8 months ago
- ☆47Updated 5 months ago
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆126Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- ☆23Updated 3 years ago
- VNx: Vitis Network Examples☆145Updated 8 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆87Updated last week
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- ☆30Updated 9 years ago
- ☆45Updated 2 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Ethernet switch implementation written in Verilog☆46Updated last year
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆91Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆47Updated 7 months ago
- This repo contains the Limago code☆80Updated 2 years ago
- AMD OpenNIC Project Overview☆249Updated 2 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 8 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 4 years ago