spcl / pspin
PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
☆102Updated 2 years ago
Alternatives and similar repositories for pspin
Users that are interested in pspin are comparing it to the libraries listed below
Sorting:
- AMD OpenNIC driver includes the Linux kernel driver☆66Updated 4 months ago
- ☆62Updated 3 months ago
- AMD OpenNIC Shell includes the HDL source files☆116Updated 4 months ago
- ☆51Updated 10 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆130Updated last month
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆91Updated last month
- ☆54Updated last week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆65Updated 10 months ago
- ☆91Updated last year
- ☆32Updated 9 years ago
- ☆46Updated 2 years ago
- DPDK Drivers for AMD OpenNIC☆25Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆102Updated last year
- Distributed Accelerator OS☆62Updated 3 years ago
- ☆23Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆38Updated 2 months ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- VNx: Vitis Network Examples☆149Updated 9 months ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Clio, ASPLOS'22.☆76Updated 3 years ago
- gem5 Tips & Tricks☆69Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 8 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆126Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year