spcl / pspin
PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
☆101Updated 2 years ago
Alternatives and similar repositories for pspin:
Users that are interested in pspin are comparing it to the libraries listed below
- AMD OpenNIC driver includes the Linux kernel driver☆66Updated 3 months ago
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- ☆62Updated 2 months ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆125Updated last month
- AMD OpenNIC Shell includes the HDL source files☆115Updated 3 months ago
- ☆51Updated 9 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆89Updated last month
- ☆31Updated 9 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- ☆50Updated 6 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆126Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…☆248Updated 2 weeks ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- VNx: Vitis Network Examples☆146Updated 8 months ago
- ☆45Updated 2 years ago
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- Distributed Accelerator OS☆63Updated 3 years ago
- ☆23Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Ethernet switch implementation written in Verilog☆46Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 9 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 7 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- ☆91Updated last year
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 4 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago