spcl / pspinLinks
PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
☆102Updated 2 years ago
Alternatives and similar repositories for pspin
Users that are interested in pspin are comparing it to the libraries listed below
Sorting:
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 5 months ago
- ☆62Updated 3 months ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆133Updated 2 months ago
- AMD OpenNIC Shell includes the HDL source files☆117Updated 5 months ago
- ☆58Updated 3 weeks ago
- ☆49Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- ☆32Updated 9 years ago
- ☆51Updated 10 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- VNx: Vitis Network Examples☆149Updated 10 months ago
- DPDK Drivers for AMD OpenNIC☆25Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆94Updated 2 months ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆127Updated last year
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- ☆91Updated last year
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- ☆23Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆30Updated 2 months ago
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 10 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆38Updated 3 months ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆79Updated 3 years ago
- Distributed Accelerator OS☆62Updated 3 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 9 months ago