spcl / pspin
PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
☆101Updated last year
Alternatives and similar repositories for pspin:
Users that are interested in pspin are comparing it to the libraries listed below
- AMD OpenNIC Shell includes the HDL source files☆106Updated 3 weeks ago
- ☆59Updated 6 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated 3 weeks ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆114Updated last month
- Framework for FPGA-accelerated Middlebox Development☆43Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆101Updated last year
- ☆51Updated 6 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- VNx: Vitis Network Examples☆141Updated 5 months ago
- ☆36Updated 3 months ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆85Updated 3 months ago
- Distributed Accelerator OS☆61Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 7 months ago
- ☆89Updated 11 months ago
- ☆30Updated 9 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Clio, ASPLOS'22.☆71Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- ☆27Updated 3 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆125Updated last year
- ☆22Updated 3 years ago
- ☆45Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- ESnet SmartNIC hardware design repository.☆44Updated last month
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- Ethernet switch implementation written in Verilog☆43Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆20Updated last year