spcl / pspinLinks
PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
☆104Updated 2 years ago
Alternatives and similar repositories for pspin
Users that are interested in pspin are comparing it to the libraries listed below
Sorting:
- ☆72Updated 10 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 11 months ago
- Framework for FPGA-accelerated Middlebox Development☆48Updated 2 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆136Updated 2 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆153Updated 8 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 5 months ago
- ☆53Updated last year
- ☆53Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆134Updated 11 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- ☆80Updated 3 months ago
- ☆35Updated last month
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated last week
- pcie-bench code for NetFPGA/VCU709 cards☆42Updated 7 years ago
- Gem5 with PCI Express integrated.☆23Updated 7 years ago
- ☆34Updated 9 years ago
- VNx: Vitis Network Examples☆155Updated 3 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆30Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- Tutorial Material from the SST Team☆25Updated 4 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆59Updated last year
- For publishing the source for UG1352 "Get Moving with Alveo"☆49Updated 5 years ago
- ☆20Updated 4 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 5 months ago