adamwalker / fpga-kvsLinks
A networked FPGA key-value store written in Clash
☆28Updated last year
Alternatives and similar repositories for fpga-kvs
Users that are interested in fpga-kvs are comparing it to the libraries listed below
Sorting:
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 7 years ago
- An open standard Cache Coherent Fabric Interface repository☆66Updated 5 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆15Updated 5 years ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- FPGA Assembly (FASM) Parser and Generator☆95Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 3 months ago
- Random ideas and interesting ideas for things we hope to eventually do.☆87Updated 3 years ago
- Universal Memory Interface (UMI)☆148Updated this week
- Connectal is a framework for software-driven hardware development.☆171Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆34Updated last week
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 4 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- 🔁 elastic circuit toolchain☆31Updated 8 months ago
- ☆105Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- A home for Genesis2 sources.☆42Updated last month
- Main page☆126Updated 5 years ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆31Updated last year
- Documentation for the BOOM processor☆47Updated 8 years ago
- Naive Educational RISC V processor☆85Updated 3 weeks ago