A networked FPGA key-value store written in Clash
☆30Apr 1, 2024Updated last year
Alternatives and similar repositories for fpga-kvs
Users that are interested in fpga-kvs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Arty FPGA board starter project☆12Sep 13, 2022Updated 3 years ago
- A collection of reusable Clash designs/examples☆54Jan 28, 2024Updated 2 years ago
- ☆15Jun 22, 2022Updated 3 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆68Jul 25, 2018Updated 7 years ago
- Clifford algebra for Haskell! :D☆14Jul 1, 2014Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- ☆19Feb 27, 2023Updated 3 years ago
- Intel 8080-based Space Invaders arcade machine implemented on an FPGA, written in CLaSH☆49Dec 4, 2022Updated 3 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆28Dec 4, 2022Updated 3 years ago
- MultiZone free and open API definition☆15Oct 26, 2021Updated 4 years ago
- A kernel module to enable RDMA transfers to/from IO, PFN and DAX mapped memory☆10Jun 23, 2015Updated 10 years ago
- A Java Library for Statistics, Data Analysis and Visualization.☆12Apr 1, 2023Updated 2 years ago
- Decision Trees Inference☆14Apr 25, 2018Updated 7 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 11 months ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- The Termite driver synthesis tool☆34Jul 25, 2017Updated 8 years ago
- Projects to get started with Clash☆32Jan 14, 2026Updated 2 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- ☆13Nov 21, 2024Updated last year
- A multi-dimensional database navigator and editor☆19Jan 4, 2016Updated 10 years ago
- NVIDIA DPU OPs collection☆15Mar 6, 2023Updated 3 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- Haskell RSA Library☆21Apr 18, 2021Updated 4 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Common Lisp programmable version of LarKC/OpenCYC (And soon Prolog)☆17Apr 17, 2023Updated 2 years ago
- Multi-platform topology-aware memory management library☆13Apr 23, 2020Updated 5 years ago
- FeRTOS is a simple "operating system" that currently supports ARM Cortex-M CPUs☆13Jul 9, 2022Updated 3 years ago
- Vision & A.I Study kakao open-chat information page☆11May 13, 2024Updated last year
- Notes and files from reverse engineering the iClicker base station☆11May 18, 2019Updated 6 years ago
- Latr: Lazy Translation Coherence - ASPLOS'18☆16Nov 15, 2021Updated 4 years ago
- ☆10May 20, 2022Updated 3 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- A simple syscall tracer☆17Oct 5, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Ensō is a high-performance streaming interface for NIC-application communication.☆78Mar 6, 2026Updated 3 weeks ago
- Switches for HIRE: Resource Scheduling for Data Center In-Network Computing☆13Jan 18, 2021Updated 5 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆33Oct 20, 2019Updated 6 years ago
- ☆72Feb 11, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 7 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆144Mar 6, 2026Updated 2 weeks ago
- Approximating Push-In First-Out Behaviors using Strict-Priority Queues☆58Jul 12, 2025Updated 8 months ago