Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://github.com/corundum/corundum).
☆16Aug 24, 2023Updated 3 years ago
Alternatives and similar repositories for dpdk-stable
Users that are interested in dpdk-stable are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- Ember Communication Patterns☆11Jul 17, 2024Updated 2 years ago
- Paper list of federated learning: About system design☆13Apr 13, 2022Updated 4 years ago
- Research paper list for host networking: in a system view☆12Jan 2, 2025Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A DPDK repo with Corundum driver☆39Aug 1, 2022Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆33Feb 22, 2024Updated 2 years ago
- Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog☆12Feb 1, 2021Updated 5 years ago
- Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software.☆10May 31, 2019Updated 7 years ago
- AMD OpenNIC Project Overview☆348Dec 20, 2022Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- A rust-based benchmark for BlueField SmartNICs.☆30Jul 5, 2023Updated 3 years ago
- ☆56Jun 22, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repo contains the Limago code☆99May 8, 2025Updated last year
- Ledger Donjon CTF 2020☆17Nov 16, 2021Updated 4 years ago
- NanoRV32 -- A small RV32I[MC] core capable of running RTOS☆14Nov 18, 2022Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆46Jul 27, 2018Updated 8 years ago
- MATLAB/Simulink Toolbox to generate realtime applications for linux targets running the PREEMPT_RT realtime patch.☆13Updated this week
- Python based library for communication with NXP MCU Bootloader.☆13Feb 1, 2022Updated 4 years ago
- Ensō is a high-performance streaming interface for NIC-application communication.☆86Apr 11, 2026Updated 6 months ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- example using the httpapi connection plugin☆11Sep 19, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 6 years ago
- GUI interface for custom software-defined instruments☆14Jan 16, 2026Updated 9 months ago
- Open source FPGA-based NIC and platform for in-network compute☆71Aug 21, 2025Updated last year
- ☆13Sep 19, 2023Updated 3 years ago
- Bitwyre's Software Development Kit - Algorithmic Trading☆13Oct 30, 2023Updated 3 years ago
- CATBench, the Intel Cache Allocation Technology benchmarking suite described in our tech report, "Simple Cache Partitioning for Networked…☆12Oct 6, 2017Updated 9 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Reverse engineering of the CATC USB Chief driver☆15Dec 26, 2025Updated 10 months ago
- NetFPGA 1G CML Live development repository☆14Jun 23, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- CV and Deep Learning methods to analyze the data from Traffic Camera☆13Sep 29, 2018Updated 8 years ago
- Example for Samsung smart ssd☆10Nov 24, 2020Updated 5 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 11 years ago
- Framework for FPGA-accelerated Middlebox Development☆50Feb 18, 2023Updated 3 years ago
- ☆13Jan 24, 2026Updated 9 months ago