ncsg-group / csRNALinks
☆13Updated last year
Alternatives and similar repositories for csRNA
Users that are interested in csRNA are comparing it to the libraries listed below
Sorting:
- ☆21Updated 2 years ago
- ☆93Updated 5 months ago
- ☆22Updated 11 months ago
- NS3 implementation of Homa Transport Protocol☆24Updated last month
- Demystifying Datapath Accelerator Enhanced Off-path SmartNIC [ICNP24]☆55Updated last year
- An Automated Performance Optimization Framework for P4-Programmable SmartNICs☆28Updated 2 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆60Updated 3 years ago
- A curated list of awesome smartnic tutorials, papers and projects.☆291Updated 3 months ago
- NS3 simulator for RDMA load balancing☆86Updated last year
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆140Updated 2 years ago
- NS3 simulator for RDMA over Converged Ethernet v2 (RoCEv2), including the implementation of DCQCN, TIMELY, PFC, ECN and shared buffer swi…☆345Updated 7 years ago
- Justitia provides RDMA isolation between applications with diverse requirements.☆43Updated 3 years ago
- ☆70Updated 3 years ago
- Arbitrary offloads for RDMA NICs☆99Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆36Updated 4 years ago
- Research paper list for host networking: in a system view☆10Updated last year
- Benchmark Test Suite for RDMA Networks☆59Updated 2 years ago
- [NSDI 2023] TopoOpt: Optimizing the Network Topology for Distributed DNN Training☆38Updated last year
- A rust-based benchmark for BlueField SmartNICs.☆30Updated 2 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆160Updated 10 months ago
- A collection of tools, code, and documentation to understand the host network on real server hardware.☆44Updated last year
- ☆77Updated last month
- Benchmark Suite for RDMA Performance Isolation☆41Updated 2 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Updated 7 years ago
- ☆231Updated last month
- An Agile Chisel-Based SoC Design Framework☆26Updated 4 years ago
- ☆23Updated last year
- ☆31Updated last year
- Sources and examples for ASPLOS20 paper☆14Updated 5 years ago
- ☆64Updated last year