Alternatives and similar repositories for csRNA:

Users that are interested in csRNA are comparing it to the libraries listed below

• HKUST-SING / srnic-simulation-public
  ☆17Updated last year
• agsiddharth / CAL-DPDK-GEM5
  Modifications to GEM5 for running kernel bypass networking. (DPDK)
  ☆15Updated last year
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆34Updated 3 years ago
• host-bench / husky
  Benchmark Suite for RDMA Performance Isolation
  ☆36Updated last year
• ETH-PLUS / Jingzhao
  ☆36Updated 3 months ago
• conweave-project / conweave-ns3
  NS3 simulator for RDMA load balancing
  ☆51Updated 3 months ago
• host-bench / rdma-bench
  Benchmark Test Suite for RDMA Networks
  ☆51Updated last year
• SymbioticLab / Justitia
  Justitia provides RDMA isolation between applications with diverse requirements.
  ☆39Updated 2 years ago
• Broadcom / csg-htsim
  ☆47Updated last year
• alibaba / alibaba-lingjun-dataset-2023
  ☆39Updated 7 months ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 3 years ago
• redn-io / RedN
  Arbitrary offloads for RDMA NICs
  ☆87Updated 2 years ago
• bytedance / Collie
  ☆62Updated 2 years ago
• tcp-acceleration-service / FlexTOE
  Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism
  ☆59Updated 2 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 3 years ago
• jiarong0907 / Pipeleon
  An Automated Performance Optimization Framework for P4-Programmable SmartNICs
  ☆23Updated last year
• conweave-project / conweave-p4
  P4 source code for ConWeave load balancing
  ☆22Updated last year
• spypaul / MQSim_CXL_Linux
  ☆23Updated last year
• acsl-technion / lynx
  Sources and examples for ASPLOS20 paper
  ☆14Updated 4 years ago
• serhatarslan-hub / HomaL4Protocol-ns-3
  NS3 implementation of Homa Transport Protocol
  ☆23Updated 8 months ago
• astra-sim / astra-network-analytical
  ☆16Updated 2 months ago
• spcl / redmark
  ReDMArk: Bypassing RDMA Security Mechanisms.
  ☆38Updated 4 years ago
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆21Updated 6 years ago
• smartnickit-project / smartnic-bench
  A rust-based benchmark for BlueField SmartNICs.
  ☆27Updated last year
• host-architecture / understanding-the-host-network
  A collection of tools, code, and documentation to understand the host network on real server hardware.
  ☆28Updated last month
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆41Updated 5 months ago
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
  ☆46Updated 2 months ago
• MLNetwork / rostam
  ☆25Updated 3 years ago
• RC4ML / FpgaNIC
  FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]
  ☆125Updated last year
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆38Updated 5 years ago