ncsg-group / csRNALinks
☆13Updated last year
Alternatives and similar repositories for csRNA
Users that are interested in csRNA are comparing it to the libraries listed below
Sorting:
- ☆78Updated last month
- ☆20Updated 2 years ago
- ☆18Updated 7 months ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆58Updated 3 years ago
- A curated list of awesome smartnic tutorials, papers and projects.☆276Updated 2 months ago
- Justitia provides RDMA isolation between applications with diverse requirements.☆40Updated 3 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆132Updated 2 years ago
- NS3 implementation of Homa Transport Protocol☆23Updated last year
- Demystifying Datapath Accelerator Enhanced Off-path SmartNIC [ICNP24]☆44Updated 10 months ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- An Automated Performance Optimization Framework for P4-Programmable SmartNICs☆26Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆146Updated 6 months ago
- A rust-based benchmark for BlueField SmartNICs.☆30Updated 2 years ago
- Sources and examples for ASPLOS20 paper☆14Updated 5 years ago
- NS3 simulator for RDMA over Converged Ethernet v2 (RoCEv2), including the implementation of DCQCN, TIMELY, PFC, ECN and shared buffer swi…☆324Updated 7 years ago
- Arbitrary offloads for RDMA NICs☆97Updated 3 years ago
- Benchmark Suite for RDMA Performance Isolation☆40Updated 2 years ago
- ☆215Updated last week
- ☆83Updated 3 years ago
- NS3 simulator for RDMA load balancing☆71Updated 11 months ago
- A collection of tools, code, and documentation to understand the host network on real server hardware.☆42Updated 10 months ago
- ☆69Updated 3 years ago
- Benchmark Test Suite for RDMA Networks☆57Updated 2 years ago
- ☆58Updated last year
- ☆67Updated 5 months ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Updated 6 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- P4 source code for ConWeave load balancing☆25Updated last year
- [NSDI 2023] TopoOpt: Optimizing the Network Topology for Distributed DNN Training☆32Updated last year