sparkfun / Red_VLinks
The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction set architecture (ISA).
☆18Updated 5 years ago
Alternatives and similar repositories for Red_V
Users that are interested in Red_V are comparing it to the libraries listed below
Sorting:
- RISC-V CPU for OpenFPGAs, in Icestudio☆94Updated last year
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆40Updated 4 years ago
- FPGArduino source☆69Updated 6 years ago
- FPGA 101 - Workshop materials☆76Updated 6 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆73Updated 6 years ago
- Example projects/code for the OrangeCrab☆108Updated last year
- ☆55Updated 2 years ago
- FPGA dev board based on Lattice iCE40 8k☆72Updated 5 years ago
- Apio examples☆37Updated 3 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- The SparkFun RED-V Thing Plus is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction…☆13Updated 5 years ago
- Alhambra II FPGA board☆91Updated 10 months ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆62Updated 3 years ago
- Experimental open FPGA IDE using Atom and Apio☆91Updated last year
- Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆37Updated 11 years ago
- Demo board for TT04 and beyond☆26Updated 2 weeks ago
- Open source design files for the TinyFPGA A-Series boards.☆101Updated 3 years ago
- ☆28Updated 5 years ago
- Open-source ECP5 toolchain, including synthesis, place-and-route, and Risc-V GCC☆63Updated 5 years ago
- ☆14Updated 2 months ago
- ☆73Updated last year
- PCB for ULX4M FPGA R&D board☆53Updated 5 months ago
- Generate Verilog code from a KiCad netlist☆61Updated 10 months ago
- ☆12Updated 8 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆19Updated 5 years ago
- 2GHz single-ended active probe design☆33Updated 4 months ago
- ☆43Updated 4 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago