sparkfun / Red_VLinks
The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction set architecture (ISA).
☆18Updated 5 years ago
Alternatives and similar repositories for Red_V
Users that are interested in Red_V are comparing it to the libraries listed below
Sorting:
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆40Updated 4 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- ☆55Updated 2 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆62Updated 3 years ago
- Example projects/code for the OrangeCrab☆108Updated last year
- RISC-V CPU for OpenFPGAs, in Icestudio☆96Updated last year
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- Apio examples☆37Updated 2 weeks ago
- Experimental open FPGA IDE using Atom and Apio☆90Updated last year
- FPGA dev board based on Lattice iCE40 8k☆74Updated 5 years ago
- 2GHz single-ended active probe design☆33Updated 5 months ago
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- FPGArduino source☆69Updated 6 years ago
- Bootloader for Fomu☆103Updated 2 years ago
- iCESugar-nano FPGA board (base on iCE40LP1K)☆131Updated last month
- IceCore Ice40 HX based modular core☆45Updated 4 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆119Updated 4 years ago
- Document for Tang Nano FPGA board☆58Updated 5 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 3 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆81Updated 2 years ago
- Open source design files for the TinyFPGA A-Series boards.☆101Updated 3 years ago
- Kicad 5.x symbol and footprint libraries for the open smartwatch☆14Updated 4 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated last year
- Desktop application for programming TinyFPGA boards☆64Updated 5 years ago
- quake for k210☆45Updated 6 years ago
- Bonfire SoC running on FireAnt FPGA Board☆12Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 4 months ago
- Export netlists from Yosys to DigitalJS☆51Updated last month
- Source code for reference designs applications☆22Updated 7 months ago
- Documenting the Lattice ECP5 bit-stream format.☆55Updated 2 years ago