sparkfun / Red_VLinks
The SparkFun RED-V RedBoard is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction set architecture (ISA).
☆18Updated 6 years ago
Alternatives and similar repositories for Red_V
Users that are interested in Red_V are comparing it to the libraries listed below
Sorting:
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆41Updated 4 years ago
- FPGA 101 - Workshop materials☆78Updated 6 years ago
- RISC-V CPU for OpenFPGAs, in Icestudio☆97Updated last year
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- Example projects/code for the OrangeCrab☆108Updated last year
- FPGA dev board based on Lattice iCE40 8k☆77Updated 5 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21Updated 5 years ago
- 100% open source dev kit for EOS S3 MCU+eFPGA SoC supported by fully open source SDK and FPGA Toolchain☆63Updated 4 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- Demo board for TT04 and beyond☆31Updated 2 weeks ago
- ☆55Updated 3 years ago
- IceCore Ice40 HX based modular core☆47Updated 5 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 3 years ago
- Open-source ECP5 toolchain, including synthesis, place-and-route, and Risc-V GCC☆66Updated 6 years ago
- Alhambra II FPGA board☆93Updated last year
- Experimental open FPGA IDE using Atom and Apio☆90Updated 2 weeks ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31Updated last year
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- FPGArduino source☆70Updated 6 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- ☆43Updated 4 years ago
- Kicad 5.x symbol and footprint libraries for the open smartwatch☆16Updated 4 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆29Updated 6 years ago
- ☆15Updated 6 months ago
- PCB for ULX4M FPGA R&D board☆59Updated 9 months ago
- Export netlists from Yosys to DigitalJS☆57Updated 2 weeks ago
- 2GHz single-ended active probe design☆38Updated 8 months ago
- Z80 CPU for OpenFPGAs, with Icestudio☆88Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 8 months ago
- Open source design files for the TinyFPGA A-Series boards.☆103Updated 4 years ago