jieltan / OpenCompArchCourseLinks
☆22Updated 4 years ago
Alternatives and similar repositories for OpenCompArchCourse
Users that are interested in OpenCompArchCourse are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆66Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 11 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 2 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- BlackParrot on Zynq☆45Updated 5 months ago
- ☆47Updated 4 months ago
- An almost empty chisel project as a starting point for hardware design☆32Updated 7 months ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated 2 months ago
- ☆53Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 3 weeks ago
- SystemC training aimed at TLM.☆31Updated 5 years ago
- ☆12Updated last week
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆25Updated this week
- ☆27Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆34Updated 6 years ago
- ☆32Updated 3 months ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- ☆29Updated 5 years ago
- ☆22Updated 2 years ago
- Championship Branch Prediction 2025☆53Updated 3 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆29Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 3 weeks ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 5 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- matrix-coprocessor for RISC-V☆19Updated 4 months ago