jieltan / OpenCompArchCourseLinks
☆22Updated 4 years ago
Alternatives and similar repositories for OpenCompArchCourse
Users that are interested in OpenCompArchCourse are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆61Updated last year
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- ☆11Updated last month
- ☆14Updated 2 years ago
- BlackParrot on Zynq☆41Updated 3 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- An almost empty chisel project as a starting point for hardware design☆31Updated 4 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- SRAM☆22Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- Championship Branch Prediction 2025☆43Updated 2 weeks ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- matrix-coprocessor for RISC-V☆16Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- SystemC training aimed at TLM.☆29Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- ☆26Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆24Updated 2 weeks ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆33Updated 6 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆16Updated 9 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆14Updated 2 months ago
- ☆22Updated 2 years ago
- ☆28Updated 4 years ago