☆26Mar 19, 2021Updated 4 years ago
Alternatives and similar repositories for OpenCompArchCourse
Users that are interested in OpenCompArchCourse are comparing it to the libraries listed below
Sorting:
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆31Aug 28, 2025Updated 6 months ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- QuardStar Tutorial is all you need !☆17Sep 11, 2024Updated last year
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆94Oct 17, 2025Updated 4 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51Feb 26, 2025Updated last year
- A simple CPU ray tracer written in Rust☆22Mar 10, 2023Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated last week
- ☆25Dec 31, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆27Aug 25, 2021Updated 4 years ago
- ☆22Nov 3, 2025Updated 3 months ago
- ordspecsim: The Swarm architecture simulator☆24Feb 15, 2023Updated 3 years ago
- A simple cache simulator☆20Jan 14, 2019Updated 7 years ago
- hardware & software prefetcher☆30Dec 21, 2023Updated 2 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- Championship Branch Prediction 2025☆67May 19, 2025Updated 9 months ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- CMake based hardware build system☆35Updated this week
- ☆27Jan 22, 2023Updated 3 years ago
- A Study of the SiFive Inclusive L2 Cache☆68Dec 27, 2023Updated 2 years ago
- ☆93Updated this week
- ☆12Aug 12, 2022Updated 3 years ago
- Embedded IoT Platform for IoT projects based in Arduino and PlatformIO☆11Aug 8, 2021Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Feb 11, 2026Updated 2 weeks ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago