LukiLeu / FPGA_ADCLinks
An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components
☆46Updated 4 years ago
Alternatives and similar repositories for FPGA_ADC
Users that are interested in FPGA_ADC are comparing it to the libraries listed below
Sorting:
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆72Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- ☆29Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆116Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆81Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- I2C Master Verilog module☆35Updated 2 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- YPCB-00338-1P1 Hack☆63Updated 7 months ago
- A series of CORDIC related projects☆110Updated 9 months ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆65Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- ☆17Updated 3 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆21Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- IEEE P1735 decryptor for VHDL☆36Updated 10 years ago
- Audio controller (I2S, SPDIF, DAC)☆87Updated 5 years ago