An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components
☆47May 20, 2021Updated 4 years ago
Alternatives and similar repositories for FPGA_ADC
Users that are interested in FPGA_ADC are comparing it to the libraries listed below
Sorting:
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆70Sep 14, 2021Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- ☆36Aug 19, 2020Updated 5 years ago
- Xilinx Virtual Cable implementation for ESP32☆38Jul 23, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Jun 16, 2022Updated 3 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- ☆30Apr 1, 2017Updated 8 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆255Apr 18, 2024Updated last year
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 9 months ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Updated this week
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- gdsfactory implementation of LXT PDK.☆17Updated this week
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆117Oct 18, 2016Updated 9 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Verilog modules for software-defined radio.☆19Dec 31, 2012Updated 13 years ago
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Feb 26, 2026Updated last week
- 国产VU13P加速卡资料☆83Mar 17, 2025Updated 11 months ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Jun 30, 2024Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Implementation of tappped delay line TDC on FPGA☆13Dec 28, 2022Updated 3 years ago
- 在嵌入式软件开发当中，常常第一 步就是设计整个系统的架构。有基于OS的，也有裸机的。我们先拿裸机说事儿，我想很多人在做单片机的裸机开发（甚至基于OS）时脑海里根本没有设计架构的想法，从来都是while（1）循环到底，能写点状态机已经算是基础扎实的人物了。那么问题来了，whil…☆12Nov 25, 2019Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Jan 19, 2016Updated 10 years ago
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago