An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components
☆48May 20, 2021Updated 5 years ago
Alternatives and similar repositories for FPGA_ADC
Users that are interested in FPGA_ADC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆79Sep 14, 2021Updated 4 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆128Oct 18, 2016Updated 9 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago
- Implementation of tappped delay line TDC on FPGA☆16Dec 28, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 3 years ago
- ☆36Aug 19, 2020Updated 5 years ago
- Xilinx Virtual Cable implementation for ESP32☆39Jul 23, 2021Updated 5 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆33Mar 13, 2025Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆76Jun 16, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆68Jan 12, 2021Updated 5 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆25Jul 15, 2017Updated 9 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- Example C code for Anabit's PiWave DAC which features the Raspberry Pi RP2350, runs on VS Code☆17Jan 11, 2026Updated 7 months ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆28Feb 7, 2023Updated 3 years ago
- M.2 PCIe Artix 7 FPGA Accelerator Card☆35Mar 17, 2025Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆265Apr 18, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14Aug 7, 2026Updated last week
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Jul 9, 2026Updated last month
- ☆12Jul 20, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆136Feb 11, 2021Updated 5 years ago
- FPGA based 30ps RMS TDCs☆96Mar 18, 2018Updated 8 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Jul 7, 2026Updated last month
- ☆33Jul 15, 2026Updated 3 weeks ago
- ☆21Apr 24, 2023Updated 3 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- 在嵌入式软件开发当中，常常第一步就是设计整个系统的架构。有基于OS的，也有裸机的。我们先拿裸机说事儿，我想很多人在做单片机的裸机开发（甚至基于OS）时脑海里根本没有设计架构的想法，从来都是while（1）循环到底，能写点状态机已经算是基础扎实的人物了。那么问题来了，whil…☆13Nov 25, 2019Updated 6 years ago