Synthesizable SystemVerilog IP-Core of the I2S Receiver
☆10Jun 7, 2020Updated 5 years ago
Alternatives and similar repositories for SV_I2S_RX_CORE
Users that are interested in SV_I2S_RX_CORE are comparing it to the libraries listed below
Sorting:
- I2S transciever implemented in Verilog HDL☆32Oct 11, 2017Updated 8 years ago
- i2s core, with support for both transmit and receive☆32May 24, 2018Updated 7 years ago
- Arduino library for Gavesha® Robomatics Gear Motor.☆10Feb 15, 2025Updated last year
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 3 months ago
- A Python package to interface with a Keithley 2700 multimeter.☆10Aug 2, 2024Updated last year
- Audio controller (I2S, SPDIF, DAC)☆95Sep 1, 2019Updated 6 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- ☆11Nov 17, 2025Updated 3 months ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- Some documentation on the SNES PPUs☆15May 29, 2024Updated last year
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- ☆14Sep 16, 2022Updated 3 years ago
- a low cost adafruit macropad clone with integrated todbot MacroPadSynthPlug☆12Apr 14, 2023Updated 2 years ago
- Python software for laboratory instruments control and automation.☆10Nov 6, 2025Updated 4 months ago
- 使用stm32f103系列实现的异步声卡，增加了CPLD外部时钟源（不再更新）☆11Feb 8, 2020Updated 6 years ago
- A library that allows you to simulate Arduino program behavior and TFT output using Raylib☆13May 25, 2023Updated 2 years ago
- a software library containing FFT functions written in OpenCL☆12Dec 12, 2024Updated last year
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- A Dual-Channel, Low Noise, Modular, 100 kHz Bandwidth, 24-Bit Data Acquisition (DAQ) Device / FFT Signal Analyzer☆15Sep 26, 2022Updated 3 years ago
- C SQ-Scanner-based project analyzed on SonarCloud using Travis☆13Apr 4, 2022Updated 3 years ago
- A Spark Photon-based WiFi/Microcontroller development board in the shape of an Arduino Uno.☆11Jun 29, 2021Updated 4 years ago
- a mini TPU with floating point arithmetic☆51Dec 22, 2025Updated 2 months ago
- (working prototype) The After Eight Step is an Arduino and Max powered 8 step sequencer with modern machine learning functionality. Using…☆11Jan 15, 2022Updated 4 years ago
- Convert Rust documentation JSON into clean, organized Markdown files☆24Oct 28, 2025Updated 4 months ago
- ☆13Feb 1, 2025Updated last year
- A Rust backend crate for the popular card game, Blackjack, designed to also be compiled for linking with C☆11Sep 17, 2019Updated 6 years ago
- A Global Positioning System (GPS) Disciplined Oscillator (DO)☆16Jan 3, 2021Updated 5 years ago
- ESP32 / iCE40UP5K / SGTL5000 development board with MOS 6581/8580 SID pinout☆13May 13, 2021Updated 4 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- 关于数字IC的笔试面试题☆14Nov 17, 2019Updated 6 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- use diff and vimdiff to diff dir☆12Oct 31, 2017Updated 8 years ago
- Teensy 6 note poly☆14Oct 3, 2025Updated 5 months ago
- Candy size USB to UART bridge.☆18Feb 18, 2021Updated 5 years ago
- ☆15Jun 22, 2023Updated 2 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago