Synthesizable SystemVerilog IP-Core of the I2S Receiver
☆11Jun 7, 2020Updated 6 years ago
Alternatives and similar repositories for SV_I2S_RX_CORE
Users that are interested in SV_I2S_RX_CORE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- I2S transciever implemented in Verilog HDL☆33Oct 11, 2017Updated 8 years ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 7 years ago
- A Rust backend crate for the popular card game, Blackjack, designed to also be compiled for linking with C☆11Sep 17, 2019Updated 6 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- ☆13Jun 4, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- i2s core, with support for both transmit and receive☆33May 24, 2018Updated 8 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Play a casual game of blackjack in the terminal. Written in Rust. 🂱🂫☆13Aug 22, 2022Updated 4 years ago
- Effective Functions for mixed model☆13Jul 10, 2024Updated 2 years ago
- ☆15Jul 5, 2017Updated 9 years ago
- A Global Positioning System (GPS) Disciplined Oscillator (DO)☆16Jan 3, 2021Updated 5 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 10 years ago
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆19Feb 17, 2022Updated 4 years ago
- 关于数字IC的笔试面试题☆16Nov 17, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- C SQ-Scanner-based project analyzed on SonarCloud using Travis☆13Apr 4, 2022Updated 4 years ago
- Candy size USB to UART bridge.☆18Feb 18, 2021Updated 5 years ago
- Digital Multimeter Control USB TCP RS232☆20Feb 23, 2023Updated 3 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- A small rust library to copy files/folders from the project directory to the output directory☆17Dec 21, 2023Updated 2 years ago
- Collection of notes and resources I created for some of the classes I took at CMU.☆15Jul 6, 2021Updated 5 years ago
- 使用stm32f103系列实现的异步声卡，增加了CPLD外部时钟源（不再更新）☆11Feb 8, 2020Updated 6 years ago
- ☆17Sep 28, 2017Updated 8 years ago
- Python software for laboratory instruments control and automation.☆10Nov 6, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenDSP Service Core☆15Jun 23, 2025Updated last year
- A current/voltage tracer for semiconductors using very simple hardware.☆15Oct 5, 2021Updated 4 years ago
- Arduino library for Gavesha® Robomatics Gear Motor.☆10Feb 15, 2025Updated last year
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆28Aug 11, 2022Updated 4 years ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- a low cost adafruit macropad clone with integrated todbot MacroPadSynthPlug☆12Apr 14, 2023Updated 3 years ago
- A Python package to interface with a Keithley 2700 multimeter.☆11Aug 2, 2024Updated 2 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 6 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆15Aug 30, 2022Updated 4 years ago
- ☆11Nov 17, 2025Updated 9 months ago
- FPGA-Based USB-Input Audio Digital to Analogue Converter☆17Jun 11, 2021Updated 5 years ago
- Fortran 90 code for Method of Moments discretized integral operator formulations of EM scattering from dielectric/lossy/plasmonic/PEC obj…☆24May 11, 2022Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆14Aug 26, 2024Updated 2 years ago
- Building a simple oscilloscope using FPGA board and PCB.☆22Dec 30, 2020Updated 5 years ago
- verilog example to drive PCM5102 DAC with FPGA☆19Apr 30, 2018Updated 8 years ago