rubinsteina13 / SV_I2S_RX_CORELinks
Synthesizable SystemVerilog IP-Core of the I2S Receiver
☆10Updated 5 years ago
Alternatives and similar repositories for SV_I2S_RX_CORE
Users that are interested in SV_I2S_RX_CORE are comparing it to the libraries listed below
Sorting:
- Audio controller (I2S, SPDIF, DAC)☆88Updated 5 years ago
- I2S transciever implemented in Verilog HDL☆31Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆72Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆37Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Verilog wishbone components☆117Updated last year
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆39Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated last week
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources