uwsampa / cse548-labsLinks
A repository containing homework labs for CSE548
☆40Updated 8 years ago
Alternatives and similar repositories for cse548-labs
Users that are interested in cse548-labs are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆80Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- ☆30Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆140Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆128Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- ☆72Updated 2 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆68Updated 2 years ago
- ☆58Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- ☆59Updated this week
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆25Updated last year
- ☆81Updated 6 months ago
- first-order deep learning accelerator model☆18Updated 7 years ago
- ☆58Updated 2 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆37Updated last week
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 8 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- ☆92Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago