uwsampa / cse548-labsLinks
A repository containing homework labs for CSE548
☆40Updated 8 years ago
Alternatives and similar repositories for cse548-labs
Users that are interested in cse548-labs are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆80Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆59Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 2 weeks ago
- ☆29Updated 6 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- ☆81Updated 5 months ago
- MAERI public release☆31Updated 3 years ago
- ☆71Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- HLS branch of Halide☆77Updated 7 years ago
- ☆58Updated 5 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- ☆35Updated 3 months ago
- ☆92Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- ☆58Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago