uwsampa / cse548-labsLinks
A repository containing homework labs for CSE548
☆40Updated 8 years ago
Alternatives and similar repositories for cse548-labs
Users that are interested in cse548-labs are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆29Updated 6 years ago
- MAERI public release☆31Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- ☆59Updated last week
- Falcon Merlin Compiler☆41Updated 5 years ago
- ☆58Updated last year
- first-order deep learning accelerator model☆18Updated 7 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆91Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- ☆33Updated 6 years ago
- Approximate layers - TensorFlow extension☆27Updated 2 months ago
- ☆94Updated last year
- HLS branch of Halide☆77Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- MAESTRO binary release☆23Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆71Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆81Updated 4 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆36Updated 3 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago