uwsampa / cse548-labsLinks
A repository containing homework labs for CSE548
☆42Updated 8 years ago
Alternatives and similar repositories for cse548-labs
Users that are interested in cse548-labs are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆83Updated 7 years ago
- ☆30Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 10 months ago
- ☆72Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆147Updated 6 years ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- A floating-point matrix multiplication implemented in hardware☆32Updated 4 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆38Updated 3 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- ☆60Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆108Updated last year
- ☆40Updated 6 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- MAERI public release☆31Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆339Updated last year
- ☆39Updated last week
- ☆62Updated 2 weeks ago
- ☆71Updated 5 years ago