uwsampa / cse548-labsLinks
A repository containing homework labs for CSE548
☆42Updated 8 years ago
Alternatives and similar repositories for cse548-labs
Users that are interested in cse548-labs are comparing it to the libraries listed below
Sorting:
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Updated 6 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- ☆30Updated 6 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆226Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆342Updated last year
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆184Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆115Updated 3 years ago
- ☆72Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 8 years ago
- ☆62Updated this week
- ☆45Updated this week
- Provides Spatial with front-end support from popular machine learning frameworks☆34Updated 6 years ago
- ☆71Updated 5 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- HLS branch of Halide☆79Updated 7 years ago