uwsampa / cse548-labs
A repository containing homework labs for CSE548
☆40Updated 7 years ago
Alternatives and similar repositories for cse548-labs:
Users that are interested in cse548-labs are comparing it to the libraries listed below
- A DSL for Systolic Arrays☆78Updated 6 years ago
- ☆57Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- ☆83Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- ☆52Updated this week
- Falcon Merlin Compiler☆38Updated 4 years ago
- ☆56Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 4 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆132Updated 5 years ago
- ☆15Updated last year
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- ☆86Updated 10 months ago
- ☆71Updated last year
- ☆40Updated 5 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- MAERI public release☆31Updated 3 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆35Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- ☆27Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated last month
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago