shivarajagopal / ece5775-finalLinks
Voice Recognition using FPGA-Based Neural Networks
☆15Updated 9 years ago
Alternatives and similar repositories for ece5775-final
Users that are interested in ece5775-final are comparing it to the libraries listed below
Sorting:
- Adding PR to the PYNQ Overlay☆19Updated 8 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- ☆109Updated 6 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Updated 8 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Updated 10 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- Python tools for Vivado Projects☆72Updated 6 years ago
- Hot & Spicy tool suite☆23Updated 4 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- ☆37Updated 7 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Updated 9 months ago
- iDEA FPGA Soft Processor☆16Updated 9 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆19Updated last year
- ☆83Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- FOS - FPGA Operating System☆73Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆201Updated 7 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆106Updated 7 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Support for zScale on Spartan6 FPGAs☆15Updated 10 years ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- Expiremental Speech Recognition System using VHDL & MATLAB.☆49Updated 7 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Updated 8 years ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆26Updated 7 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Updated 10 years ago
- Collection of hardware description languages writings and code snippets☆28Updated 10 years ago