shivarajagopal / ece5775-final

Related projects: ⓘ

• MohammedRashad / FPGA-Speech-Recognition
  Expiremental Speech Recognition System using VHDL & MATLAB.
  ☆42Updated 6 years ago
• agostini01 / FPGA_Neural-Network
  The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…
  ☆28Updated 7 years ago
• BG2BKK / img_process_vhdl
  Image Processing on FPGA using VHDL
  ☆40Updated 10 years ago
• nelsoncsc / sv_image
  Reusable image processing modules in SystemVerilog
  ☆33Updated 7 years ago
• sammy17 / vivado_hls_tutorial
  Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions
  ☆24Updated 6 years ago
• Architech-Silica / Designing-a-Custom-AXI-Master-using-BFMs
  A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models
  ☆32Updated 6 years ago
• spider-tronix / VLSI
  RISC V core implementation using Verilog.
  ☆23Updated 3 years ago
• AEW2015 / PYNQ_PR_Overlay
  Adding PR to the PYNQ Overlay
  ☆17Updated 7 years ago
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆92Updated 5 years ago
• shaneleonard / neural-hardware
  Verilog library for implementing neural networks.
  ☆24Updated 10 years ago
• sfox14 / pynq-ekf
  A multi-board Extended Kalman Filter (EKF)
  ☆28Updated 5 years ago
• vladniculescu / High-Speed-FPGA-based-Data-Acquisition-System-100MSPS
  ☆16Updated 11 months ago
• xiangze / CNN_FPGA
  verilog CNN generator for FPGA
  ☆32Updated 3 years ago
• Xilinx / RFNoC-HLS-NeuralNet
  ☆102Updated 5 years ago
• StefanSredojevic / Deep-Neural-Network-Hardware-Accelerator
  SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…
  ☆96Updated 4 years ago
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 5 years ago
• hillhao / PYNQ-project
  PYNQ, Neural network Language model, Overlay
  ☆100Updated 5 years ago
• vlsi1217 / ASIC
  EE 287 2012 Fall
  ☆27Updated 11 years ago
• hukenovs / fp23fftk
  Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).
  ☆53Updated 2 years ago
• hibagus / 64pointFFTProcessor
  Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.
  ☆26Updated 4 years ago
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆39Updated 6 years ago
• g0kul / vcnn
  Verilog Convolutional Neural Network on PYNQ
  ☆27Updated 6 years ago
• Marco-Winzker / FPGA-Vision
  Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …
  ☆31Updated 4 months ago
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Updated 2 years ago
• optimsoc / optimsoc
  OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores
  ☆80Updated 3 years ago
• olofk / fifo
  Generic FIFO implementation with optional FWFT
  ☆53Updated 4 years ago
• yunqu / PYNQ-derivative-overlays
  ☆23Updated this week
• bmartini / verilog-arbiter
  A look ahead, round-robing parametrized arbiter written in Verilog.
  ☆40Updated 4 years ago
• FelixWinterstein / Vivado-KMeans
  Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs
  ☆47Updated 7 years ago
• bgottschall / reloc
  Designing Relocatable FPGA Partitions with Vivado Design Suite
  ☆9Updated 6 years ago