shivarajagopal / ece5775-final
Voice Recognition using FPGA-Based Neural Networks
☆11Updated 8 years ago
Related projects: ⓘ
- Expiremental Speech Recognition System using VHDL & MATLAB.☆42Updated 6 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 7 years ago
- Image Processing on FPGA using VHDL☆40Updated 10 years ago
- Reusable image processing modules in SystemVerilog☆33Updated 7 years ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆24Updated 6 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- RISC V core implementation using Verilog.☆23Updated 3 years ago
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆92Updated 5 years ago
- Verilog library for implementing neural networks.☆24Updated 10 years ago
- A multi-board Extended Kalman Filter (EKF)☆28Updated 5 years ago
- ☆16Updated 11 months ago
- verilog CNN generator for FPGA☆32Updated 3 years ago
- ☆102Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆96Updated 4 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆100Updated 5 years ago
- EE 287 2012 Fall☆27Updated 11 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆53Updated 2 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆26Updated 4 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆39Updated 6 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆31Updated 4 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆53Updated 4 years ago
- ☆23Updated this week
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆47Updated 7 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆9Updated 6 years ago