this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by Springer
☆30Sep 5, 2025Updated 6 months ago
Alternatives and similar repositories for goossens-book-ip-projects
Users that are interested in goossens-book-ip-projects are comparing it to the libraries listed below
Sorting:
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- HLS code for Network on Chip (NoC)☆22Sep 11, 2020Updated 5 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 2 months ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Mar 9, 2026Updated last week
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- Repository for holding all CCSDS MO Training documentation, examples, tutorials and issue lists☆14Jul 30, 2019Updated 6 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 6 months ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- ☆11Dec 15, 2023Updated 2 years ago
- ☆10Apr 4, 2025Updated 11 months ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 2 years ago
- An open-source GNSS Software Defined Radio for algorithm benchmarking.☆17Aug 30, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆14Feb 28, 2023Updated 3 years ago
- Source Code for 'Numerical C' by Philip Joyce☆20Jun 25, 2019Updated 6 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- kintex7 ov13850 fpga mipi camera☆21Dec 2, 2025Updated 3 months ago
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- Some examples of the Cpp target.☆10Nov 7, 2023Updated 2 years ago
- raccoon engine for kha [formerly lkl]☆11Sep 2, 2019Updated 6 years ago
- IOPMP IP☆24Jul 11, 2025Updated 8 months ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- ☆16Oct 11, 2022Updated 3 years ago
- A detailed michroarchitectural x86 simulator☆62Apr 14, 2017Updated 8 years ago
- Thoughts on programming languages, compilers, optimization, and performance.☆10Jul 15, 2019Updated 6 years ago
- A tool for modifying the firmware on your WDC W65C816SXB Development Board☆14Apr 22, 2023Updated 2 years ago
- Mkfilter by Tony Fisher with build fixes by Miriam Ruiz (and myself). Tested on OSx 10.11.☆22Mar 1, 2019Updated 7 years ago
- A GPU performance prediction toolkit for CUDA programs☆19Mar 25, 2019Updated 6 years ago
- HDLRegression: Simple, efficient, Python3-based FPGA regression test runner. Streamline the verification workflow.☆28Jan 27, 2026Updated last month
- a super-simple pipelined verilog divider. flexible to define stages☆59Jul 25, 2019Updated 6 years ago
- ☆12May 26, 2025Updated 9 months ago