takahiro-hirofuchi / mesmeric-emulatorLinks
MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies
☆10Updated 4 years ago
Alternatives and similar repositories for mesmeric-emulator
Users that are interested in mesmeric-emulator are comparing it to the libraries listed below
Sorting:
- Pin based tool for simulation of rack-scale disaggregated memory systems☆20Updated 2 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 3 weeks ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆52Updated 9 months ago
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆25Updated last year
- ☆30Updated 4 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆18Updated 4 years ago
- Tigon: A Distributed Database for a CXL Pod [OSDI '25]☆12Updated 3 weeks ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆10Updated 5 months ago
- VANS: A validated NVRAM simulator☆27Updated last year
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆34Updated 3 weeks ago
- ☆26Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆34Updated 10 months ago
- Cluster simulator with far memory☆12Updated 5 years ago
- Scaling Up Memory Disaggregated Applications with SMART☆28Updated last year
- A Full-System Simulator for CXL-Based SSD Memory System☆26Updated 5 months ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆73Updated 2 months ago
- OSDI'24 Nomad implementation☆46Updated 6 months ago
- Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Exten…☆36Updated 2 years ago
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆18Updated last year
- ☆71Updated 2 years ago
- [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆45Updated 3 years ago
- ☆14Updated 9 months ago
- This is the respository that holds the artifacts of ASPLOS'25 -- M5: Mastering Page Migration and Memory Management for CXL-based Tiered …☆12Updated 2 months ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- A Cycle-level simulator for M2NDP☆27Updated last month
- ☆18Updated 4 years ago
- ☆18Updated 2 years ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- The Artifact Evaluation Version of SOSP Paper #19☆47Updated 9 months ago