takahiro-hirofuchi / mesmeric-emulatorLinks
MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies
☆10Updated 5 years ago
Alternatives and similar repositories for mesmeric-emulator
Users that are interested in mesmeric-emulator are comparing it to the libraries listed below
Sorting:
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆62Updated last year
- Clio, ASPLOS'22.☆78Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆38Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated 2 months ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- A standalone CXL-enabled system simulator.☆18Updated 2 weeks ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆20Updated 5 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆42Updated 2 months ago
- Tigon: A Distributed Database for a CXL Pod [OSDI '25]☆41Updated last month
- An FPGA-based full-stack in-storage computing system.☆38Updated 5 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Updated last year
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆31Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆31Updated 10 months ago
- ☆31Updated 4 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆36Updated last year
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation☆116Updated 2 months ago
- ☆20Updated 3 years ago
- ☆29Updated 2 years ago
- This is the respository that holds the artifacts of ASPLOS'25 -- M5: Mastering Page Migration and Memory Management for CXL-based Tiered …☆15Updated 9 months ago
- (elastic) cuckoo hashing☆15Updated 5 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 4 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆80Updated 2 months ago
- [VLDB'23] A Skew-Resistant Index for Processing-in-Memory☆26Updated this week
- A Cycle-level simulator for M2NDP☆32Updated 4 months ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆51Updated last year
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆14Updated 3 years ago
- OSDI'24 Nomad implementation☆55Updated 5 months ago
- ☆30Updated this week
- ☆70Updated 4 years ago
- VANS: A validated NVRAM simulator☆26Updated 2 years ago