takahiro-hirofuchi / mesmeric-emulatorLinks
MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies
☆10Updated 4 years ago
Alternatives and similar repositories for mesmeric-emulator
Users that are interested in mesmeric-emulator are comparing it to the libraries listed below
Sorting:
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last month
- Tigon: A Distributed Database for a CXL Pod [OSDI '25]☆19Updated this week
- Pin based tool for simulation of rack-scale disaggregated memory systems☆20Updated 3 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 10 months ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆11Updated 6 months ago
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆27Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆36Updated 11 months ago
- ☆26Updated 2 years ago
- ☆30Updated 4 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆48Updated last year
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆75Updated 3 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆34Updated last month
- ☆18Updated 2 years ago
- A Skew-Resistant Index for Processing-in-Memory☆25Updated 9 months ago
- A Full-System Simulator for CXL-Based SSD Memory System☆28Updated 6 months ago
- OSDI'24 Nomad implementation☆46Updated 7 months ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆22Updated last year
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆18Updated 4 years ago
- [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆47Updated 3 years ago
- ☆20Updated 2 years ago
- Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Exten…☆36Updated 2 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- Scaling Up Memory Disaggregated Applications with SMART☆28Updated last year
- Clio, ASPLOS'22.☆77Updated 3 years ago
- ngAP's artifact for ASPLOS'24☆23Updated last week
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Gem5 with PCI Express integrated.☆18Updated 6 years ago
- Universal Presentation: A Header-only C++ Library to Cout STL containers and more☆18Updated last year