RISC-V: Open-source instruction set architecture based on reduced instruction set computer principles.
☆316Mar 4, 2026Updated this week
Alternatives and similar repositories for awesome-riscv-resources
Users that are interested in awesome-riscv-resources are comparing it to the libraries listed below
Sorting:
- Curated list of awesome resources related with RISC-V☆95Aug 17, 2022Updated 3 years ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,448Feb 12, 2026Updated 3 weeks ago
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆10Sep 19, 2025Updated 5 months ago
- 😎 A curated list of awesome RISC-V implementations☆141Mar 12, 2023Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,183Sep 18, 2021Updated 4 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- ☆13Feb 1, 2025Updated last year
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 7 months ago
- ☆14Nov 30, 2023Updated 2 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Feb 28, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- ☆21Sep 26, 2025Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- C++ Library for Quantum State Preparation (QSP)☆12Jan 5, 2023Updated 3 years ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆121Feb 24, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- LLM-Aided FPGA Design and Debug Flow☆24Aug 1, 2025Updated 7 months ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆15Sep 15, 2020Updated 5 years ago
- CORE-V Family of RISC-V Cores☆332Feb 13, 2025Updated last year
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆659Updated this week
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Jun 30, 2024Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,269Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- The Ultra-Low Power RISC-V Core☆1,748Aug 6, 2025Updated 7 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- C++ header-only exact synthesis library☆17Jan 18, 2023Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- KVM RISC-V HowTOs☆47Jun 9, 2022Updated 3 years ago
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- ☆1,908Feb 28, 2026Updated last week
- RISC-V System on Chip Template☆161Aug 18, 2025Updated 6 months ago