douggilliland / R32V2020Links
My 32-bit RISC CPU for smallish FPGAs
☆19Updated 3 years ago
Alternatives and similar repositories for R32V2020
Users that are interested in R32V2020 are comparing it to the libraries listed below
Sorting:
- mystorm sram test☆29Updated 8 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆71Updated 4 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- FPGA dev board based on Lattice iCE40 8k☆75Updated 5 years ago
- Z80 CPU for OpenFPGAs, with Icestudio☆85Updated last year
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- A ZipCPU demonstration port for the icoboard☆19Updated 3 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Updated 9 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆19Updated 6 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Updated 7 years ago
- ☆53Updated 8 years ago
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- ZPUino HDL implementation☆90Updated 7 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆28Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆49Updated 2 years ago
- IceCore Ice40 HX based modular core☆45Updated 4 years ago
- Generate Verilog code from a KiCad netlist☆61Updated 11 months ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A highly-configurable and compact variant of the ZPU processor core☆35Updated 10 years ago
- FPGA Odysseus with ULX3S☆68Updated last year
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Low-cost (or free) programmer for TinyFPGA A-Series boards☆41Updated 3 years ago