使用Verilog设计的带四舍五入功能的浮点加法器
☆22Dec 19, 2011Updated 14 years ago
Alternatives and similar repositories for Floating-Point-Addition
Users that are interested in Floating-Point-Addition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Project Trellis database☆14Sep 15, 2025Updated 9 months ago
- ☆14May 15, 2023Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆49May 4, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆37Aug 13, 2024Updated last year
- ☆26Feb 26, 2024Updated 2 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Mar 26, 2014Updated 12 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- ☆25Apr 18, 2021Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 8 years ago
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆11May 18, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- A 8-/16-/32-/64-bit floating point number family☆16Feb 4, 2022Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆84Aug 3, 2023Updated 2 years ago
- Language for simplifying parameterized RTL design☆14Apr 3, 2026Updated 3 months ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- Softened ROSA QKV Operators for Training Next-Generation LLM Models☆38Jun 26, 2026Updated last week
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆23Oct 10, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Linux programming environment course in Chinese☆12Nov 19, 2017Updated 8 years ago
- ☆29May 11, 2021Updated 5 years ago
- 《关于浮点运算：作为程序员都应该了解什么？》☆27Apr 17, 2018Updated 8 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- Network on Chip for MPSoC☆28Jun 16, 2026Updated 2 weeks ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆18Dec 12, 2025Updated 6 months ago
- Recursive unified ORAM☆15Sep 23, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A simple and naive WPF appliation that launches SSH daemon inside WSL☆11Jun 5, 2019Updated 7 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- ☆40Dec 8, 2024Updated last year
- Sources and examples for ASPLOS20 paper☆14Jul 21, 2020Updated 5 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆102Apr 30, 2019Updated 7 years ago
- Sample UVM code for axi ram dut☆39Dec 14, 2021Updated 4 years ago