使用Verilog设计的带四舍五入功能的浮点加法器
☆22Dec 19, 2011Updated 14 years ago
Alternatives and similar repositories for Floating-Point-Addition
Users that are interested in Floating-Point-Addition are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project Trellis database☆13Sep 15, 2025Updated 10 months ago
- ☆14May 15, 2023Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆49May 4, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- double_fpu_verilog☆21Jul 17, 2014Updated 12 years ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago
- 数字图像处理彩色图像复原☆15Jun 21, 2021Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 7 months ago
- ☆26Feb 26, 2024Updated 2 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- Implementation in VHDL of the Sobel edge detection operator☆15Mar 31, 2015Updated 11 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆15Mar 26, 2014Updated 12 years ago
- 100道图像处理算法中文版☆14Jul 17, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Design and Simulation of 1K * 32 bit SRAM memory design.☆23Dec 15, 2021Updated 4 years ago
- FPGA based motion controller for RepRap style 3D printers☆16May 6, 2013Updated 13 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- ☆25Apr 18, 2021Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆84Aug 3, 2023Updated 2 years ago
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆11May 18, 2021Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- A 8-/16-/32-/64-bit floating point number family☆16Feb 4, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- YOLOv5 application on detection of dogs and cats.☆18Mar 14, 2023Updated 3 years ago
- Linux programming environment course in Chinese☆12Nov 19, 2017Updated 8 years ago
- 《关于浮点运算：作为程序员都应该了解什么？》☆28Apr 17, 2018Updated 8 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- ☆30May 11, 2021Updated 5 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- Recursive unified ORAM☆15Sep 23, 2015Updated 10 years ago
- Network on Chip for MPSoC☆28Jun 16, 2026Updated last month
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆102Apr 30, 2019Updated 7 years ago
- ☆41Dec 8, 2024Updated last year
- Sources and examples for ASPLOS20 paper☆14Jul 21, 2020Updated 6 years ago