dineshannayya / usb1_host
USB1.1 Host Controller + PHY
☆11Updated 3 years ago
Alternatives and similar repositories for usb1_host:
Users that are interested in usb1_host are comparing it to the libraries listed below
- USB 2.0 Device IP Core☆53Updated 7 years ago
- I2C controller core☆35Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆76Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆61Updated 2 years ago
- Wishbone interconnect utilities☆38Updated 7 months ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆57Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- UART 16550 core☆32Updated 10 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆28Updated 9 months ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆18Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 4 years ago
- QSPI for SoC☆19Updated 5 years ago
- Verilog SPI master and slave☆48Updated 9 years ago
- Verilog I2C Slave☆23Updated 10 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- ☆37Updated 3 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆40Updated 7 years ago