dineshannayya / usb1_hostView external linksLinks
USB1.1 Host Controller + PHY
☆15Aug 4, 2021Updated 4 years ago
Alternatives and similar repositories for usb1_host
Users that are interested in usb1_host are comparing it to the libraries listed below
Sorting:
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- The Ultra-Low Power RISC Core☆15May 5, 2020Updated 5 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Sep 16, 2023Updated 2 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- USB 1.1 Host and Function IP core☆24Jul 17, 2014Updated 11 years ago
- Documents for ARM☆35May 8, 2025Updated 9 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 9 months ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- 北大编译课程实践，独立完成的C语言子集SysY编译器，实现了从C语言编译到Koopa IR，再从Koopa IR编译到RISC-V汇编的实现☆34Jul 16, 2024Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- USB 2.0 Device IP Core☆74Oct 1, 2017Updated 8 years ago
- A simple adaboost code using decision stumps as weak classifiers☆11Nov 1, 2012Updated 13 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- ☆10Jun 26, 2025Updated 7 months ago
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- Video Stream Scaler☆40Jul 17, 2014Updated 11 years ago
- W25Qxx Family Driver☆12Sep 28, 2024Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- CU InSpace's avionics software☆11Sep 17, 2023Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- MD5 core in verilog☆13May 1, 2012Updated 13 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- ☆11May 8, 2022Updated 3 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 4 months ago
- ☆11Jul 4, 2016Updated 9 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago