dineshannayya / usb1_hostLinks
USB1.1 Host Controller + PHY
☆14Updated 4 years ago
Alternatives and similar repositories for usb1_host
Users that are interested in usb1_host are comparing it to the libraries listed below
Sorting:
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 7 months ago
- ☆16Updated 6 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆43Updated 8 years ago
- QSPI for SoC☆22Updated 5 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Verilog Repository for GIT☆33Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A simple PDM microphone interface on FPGA☆12Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- USB Full Speed PHY☆45Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 6 months ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Multi-Technology RAM with AHB3Lite interface☆23Updated last year
- IP Cores that can be used within Vivado☆26Updated 4 years ago