USB1.1 Host Controller + PHY
☆18Aug 4, 2021Updated 5 years ago
Alternatives and similar repositories for usb1_host
Users that are interested in usb1_host are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- a lib for windows phone to encode raw pcm file to mp3 file or decode MP3 to PCM☆15May 9, 2014Updated 12 years ago
- ☆13Oct 11, 2023Updated 3 years ago
- ☆13Jan 24, 2026Updated 9 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- BSD 2-Clause licensed MP3 encoder☆19Feb 2, 2018Updated 8 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆16Jan 13, 2015Updated 11 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆31May 10, 2020Updated 6 years ago
- Collection of geometries 2D and 3D, mostly for Computational Fluid Dynamics.☆13Sep 29, 2026Updated last month
- ☆25Apr 24, 2026Updated 6 months ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆181Mar 22, 2025Updated last year
- USB 2.0 Device IP Core☆76Oct 1, 2017Updated 9 years ago
- Fluid dynamics for Lovebyte 2022 in 512 bytes☆10Feb 12, 2022Updated 4 years ago
- Open Hardware for Open Source FPGA Toolchain☆13Aug 23, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆69Mar 31, 2025Updated last year
- ☆23Aug 9, 2024Updated 2 years ago
- Open Source VLSI library characterizer☆10Jul 7, 2026Updated 4 months ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆12Sep 23, 2023Updated 3 years ago
- tiny (<1 kB) snprintf()/sprintf() for embedded platforms☆15Aug 24, 2026Updated 2 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆24Oct 25, 2024Updated 2 years ago
- Library Manager to unite Open Source software into a flow☆11Updated this week
- Portable HyperRAM controller☆76Dec 8, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆12Updated this week
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆56Feb 11, 2024Updated 2 years ago
- A tiniest ASIC GPU that can render only two texture mapped triangles☆30Jan 2, 2026Updated 10 months ago
- Recovery of 1967 code for doing fourier analysis.☆16Dec 4, 2024Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆58May 10, 2021Updated 5 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year