USB1.1 Host Controller + PHY
☆18Aug 4, 2021Updated 5 years ago
Alternatives and similar repositories for usb1_host
Users that are interested in usb1_host are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A C project for ARM Cortex M0+, M0, M3 and M4 LPC microcontrollers.☆12Feb 16, 2025Updated last year
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- MD5 core in verilog☆13May 1, 2012Updated 14 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆16Jan 13, 2015Updated 11 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆31May 10, 2020Updated 6 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆25Apr 24, 2026Updated 5 months ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆178Mar 22, 2025Updated last year
- USB 2.0 Device IP Core☆76Oct 1, 2017Updated 9 years ago
- Flight controller software for the BMF055 application specific sensor node☆19Sep 21, 2016Updated 10 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Oct 2, 2026Updated 2 weeks ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- A catalog of my old-school GFX effects☆44Jan 30, 2024Updated 2 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆24Oct 25, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Hardware for Open Source FPGA Toolchain☆13Aug 23, 2015Updated 11 years ago
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆56Feb 11, 2024Updated 2 years ago
- ☆12Dec 19, 2016Updated 9 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆26Mar 25, 2025Updated last year
- Portable HyperRAM controller☆73Dec 8, 2024Updated last year
- Soft USB for LiteX☆51Oct 6, 2025Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- The FreeType Project: a free, high-quality and portable font engine.☆56May 12, 2013Updated 13 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 基于vbot的微信个人机器人☆17Aug 14, 2019Updated 7 years ago
- A tiniest ASIC GPU that can render only two texture mapped triangles☆31Jan 2, 2026Updated 9 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- KiCad library for a bunch of PCB USB connectors☆49Mar 18, 2024Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Updated this week