USB1.1 Host Controller + PHY
☆18Aug 4, 2021Updated 5 years ago
Alternatives and similar repositories for usb1_host
Users that are interested in usb1_host are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- a lib for windows phone to encode raw pcm file to mp3 file or decode MP3 to PCM☆15May 9, 2014Updated 12 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- MD5 core in verilog☆13May 1, 2012Updated 14 years ago
- ☆65Mar 31, 2025Updated last year
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆31May 10, 2020Updated 6 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- ☆23Apr 24, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆175Mar 22, 2025Updated last year
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆56Feb 11, 2024Updated 2 years ago
- Flight controller software for the BMF055 application specific sensor node☆19Sep 21, 2016Updated 9 years ago
- Tiny raytracer with stochastic sampling and thin lens model☆18Aug 8, 2021Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Aug 1, 2026Updated 2 weeks ago
- A catalog of my old-school GFX effects☆44Jan 30, 2024Updated 2 years ago
- Open Hardware for Open Source FPGA Toolchain☆13Aug 23, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆25Mar 25, 2025Updated last year
- ☆11Dec 19, 2016Updated 9 years ago
- Portable HyperRAM controller☆69Dec 8, 2024Updated last year
- Soft USB for LiteX☆51Oct 6, 2025Updated 10 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- KiCad library for a bunch of PCB USB connectors☆41Mar 18, 2024Updated 2 years ago
- A tiniest ASIC GPU that can render only two texture mapped triangles☆30Jan 2, 2026Updated 7 months ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Recovery of 1967 code for doing fourier analysis.☆16Dec 4, 2024Updated last year
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆101Apr 25, 2026Updated 3 months ago
- Equihash Proof of Work for Node.js☆11Oct 3, 2017Updated 8 years ago
- DOULOS Easier UVM Code Generator☆37May 6, 2017Updated 9 years ago
- ☆10Jun 26, 2025Updated last year