USB1.1 Host Controller + PHY
☆18Aug 4, 2021Updated 5 years ago
Alternatives and similar repositories for usb1_host
Users that are interested in usb1_host are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- a lib for windows phone to encode raw pcm file to mp3 file or decode MP3 to PCM☆15May 9, 2014Updated 12 years ago
- The Ultra-Low Power RISC Core☆15May 5, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- MD5 core in verilog☆13May 1, 2012Updated 14 years ago
- ☆67Mar 31, 2025Updated last year
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆16Jan 13, 2015Updated 11 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆31May 10, 2020Updated 6 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 多传感器融合&运动规划&SLAM&目标检测☆19Sep 19, 2023Updated 3 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- ☆23Apr 24, 2026Updated 5 months ago
- USB 2.0 Device IP Core☆76Oct 1, 2017Updated 8 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆177Mar 22, 2025Updated last year
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆56Feb 11, 2024Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Sep 9, 2026Updated 2 weeks ago
- A catalog of my old-school GFX effects☆44Jan 30, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆24Oct 25, 2024Updated last year
- Open Hardware for Open Source FPGA Toolchain☆13Aug 23, 2015Updated 11 years ago
- ☆12Dec 19, 2016Updated 9 years ago
- Portable HyperRAM controller☆72Dec 8, 2024Updated last year
- Soft USB for LiteX☆51Oct 6, 2025Updated 11 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- 基于vbot的微信个人机器人☆17Aug 14, 2019Updated 7 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A tiniest ASIC GPU that can render only two texture mapped triangles☆31Jan 2, 2026Updated 8 months ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Recovery of 1967 code for doing fourier analysis.☆16Dec 4, 2024Updated last year
- KiCad library for a bunch of PCB USB connectors☆46Mar 18, 2024Updated 2 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆102Apr 25, 2026Updated 5 months ago