Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform
☆28Dec 17, 2020Updated 5 years ago
Alternatives and similar repositories for fli
Users that are interested in fli are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Sep 14, 2020Updated 6 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 3 months ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago
- Flexible VHDL library☆199Jun 28, 2023Updated 3 years ago
- ☆17Sep 14, 2023Updated 3 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated this week
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- 控制组生存指南☆10Jun 28, 2019Updated 7 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- Common code library☆15Feb 3, 2018Updated 8 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- =nil; Foundation's Algebraic Operations and Structures Module☆10May 26, 2024Updated 2 years ago
- Doxygen with verilog support☆41Mar 15, 2019Updated 7 years ago
- Portable HyperRAM controller☆73Dec 8, 2024Updated last year
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 2 months ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆43Nov 17, 2014Updated 11 years ago
- Style guide enforcement for VHDL☆255Sep 6, 2026Updated last month
- Streaming based VHDL parser.☆86Updated this week
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆52Nov 3, 2025Updated 11 months ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆18Jul 16, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Dockerfile with Vivado for CI☆63Jun 26, 2017Updated 9 years ago
- Kasli is a powerful FPGA carrier, capable of controlling 12 Eurocard extension modules.☆22Sep 15, 2025Updated last year
- PonyTown Client For Windows☆13Sep 19, 2016Updated 10 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year
- [READ ONLY] Subtree split of the siyuan-packages-monorepo (see https://github.com/Zuoqiu-Yingyi/siyuan-packages-monorepo)☆12Oct 1, 2026Updated last week
- ☆33Jul 15, 2026Updated 2 months ago
- Small example demonstrating overlay windows with accessibility service on Android.☆11Apr 22, 2021Updated 5 years ago
- ☆17Jul 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Examples of unions, interfaces, and assertions in SystemVerilog☆14Aug 31, 2013Updated 13 years ago
- Gstreamer based Edge AI reference application☆14Nov 20, 2023Updated 2 years ago
- clone of szip source☆13Aug 19, 2011Updated 15 years ago
- A project created for XiDianUniversity☆13Sep 3, 2016Updated 10 years ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆16Nov 16, 2022Updated 3 years ago
- Website!☆11Aug 29, 2020Updated 6 years ago
- An open source applicaton for CAN bus analysis, testing and data acquisition☆11Feb 12, 2017Updated 9 years ago