Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform
☆28Dec 17, 2020Updated 5 years ago
Alternatives and similar repositories for fli
Users that are interested in fli are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Sep 14, 2020Updated 5 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆16Sep 14, 2023Updated 2 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 11 months ago
- Flexible VHDL library☆196Jun 28, 2023Updated 2 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- Portable HyperRAM controller☆65Dec 8, 2024Updated last year
- VHDL dependency analyzer☆24Mar 10, 2020Updated 6 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Feb 23, 2026Updated last month
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Common code library☆14Feb 3, 2018Updated 8 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- Doxygen with verilog support☆40Mar 15, 2019Updated 7 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago
- 控制组生存指南☆10Jun 28, 2019Updated 6 years ago
- Style guide enforcement for VHDL☆235Feb 5, 2026Updated last month
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- Dockerfile with Vivado for CI☆63Jun 26, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆13Aug 18, 2025Updated 7 months ago
- ☆33Apr 30, 2023Updated 2 years ago
- Small example demonstrating overlay windows with accessibility service on Android.☆10Apr 22, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- [READ ONLY] Subtree split of the siyuan-packages-monorepo (see https://github.com/Zuoqiu-Yingyi/siyuan-packages-monorepo)☆12Jan 23, 2024Updated 2 years ago
- ☆16Jul 12, 2020Updated 5 years ago
- ❓ keep track of who has which FlexLM licenses checked out☆15Jan 24, 2012Updated 14 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- Website!☆10Aug 29, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- An open source applicaton for CAN bus analysis, testing and data acquisition☆11Feb 12, 2017Updated 9 years ago
- A project created for XiDianUniversity☆13Sep 3, 2016Updated 9 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 2 weeks ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆15Nov 16, 2022Updated 3 years ago