Kkalais / Hardware-Trojan-Detection

Related projects ⓘ

Alternatives and complementary repositories for Hardware-Trojan-Detection

• DfX-NYUAD / GNN-RE
  GNN-RE datasets for circuit recognition
  ☆38Updated last year
• nolancon / AES128
  C++ and Verilog to implement AES128
  ☆16Updated 6 years ago
• RotemBenHur / SIMPLE-MAGIC
  SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC
  ☆14Updated 4 years ago
• lnestor / sat_attack
  A basic implementation of a SAT attack on logic locking.
  ☆10Updated 3 years ago
• gpt4rtl / AutoSVA2
  ☆12Updated last year
• scale-lab / BACS
  Benchmarks for Approximate Circuit Synthesis
  ☆13Updated 4 years ago
• AICPS / hw2vec
  ☆35Updated last year
• Crimsonninja / senior_design_puf
  Repository to store all design and testbench files for Senior Design
  ☆17Updated 4 years ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• nputikhin / sat_atpg
  SAT-based ATPG using TG-Pro model
  ☆15Updated 6 years ago
• cure-lab / DeepGate2
  ☆14Updated last year
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆23Updated 4 years ago
• vinayrayapati / iiitb_rv32i
  ☆13Updated 2 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆42Updated 3 years ago
• Entropy-xcy / sns
  ☆12Updated 2 years ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆73Updated 7 months ago
• ML-CAD / AppGNN
  Approximation-Aware Functional Reverse Engineering using Graph Neural Networks
  ☆9Updated 2 years ago
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆15Updated 6 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆20Updated 7 months ago
• shalan / AD_SAR_ADC
  Digital Standard Cells based SAR ADC
  ☆11Updated 3 years ago
• amamory-verification / hw-formal-verif
  Hardware Formal Verification
  ☆15Updated 4 years ago
• DfX-NYUAD / GNNUnlock
  ☆14Updated 2 years ago
• IAIK / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated last month
• siamumar / BIST_PUF_TRNG
  A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators
  ☆21Updated 6 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆16Updated 5 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆13Updated last month
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆20Updated 3 weeks ago
• UNSAMDCI / PDK_ONC5
  Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library
  ☆30Updated 2 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆33Updated last week