Machine Learning Techniques for Hardware Trojan Detection
☆28Sep 24, 2020Updated 5 years ago
Alternatives and similar repositories for Hardware-Trojan-Detection
Users that are interested in Hardware-Trojan-Detection are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Used for hardware trojan detection(Based on Trust_Hub)☆10Jul 30, 2019Updated 6 years ago
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆22Oct 3, 2023Updated 2 years ago
- ☆51Jul 6, 2023Updated 2 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- Graph your gate-level verilog code as a directed graph!☆17Nov 3, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- GNN-RE datasets for circuit recognition☆59May 16, 2023Updated 3 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆24Mar 25, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 5 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆29Sep 19, 2023Updated 2 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- AXI Formal Verification IP☆25Apr 28, 2021Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆103Mar 29, 2024Updated 2 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆17Nov 8, 2016Updated 9 years ago
- A generic parser and tool package for the BTOR2 format.☆48Sep 18, 2025Updated 9 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Equilibrium Verification Environment (EVE) is a formal verification tool for the automated analysis of temporal equilibrium properties of…☆20Aug 19, 2024Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification