Kkalais / Hardware-Trojan-DetectionLinks
Machine Learning Techniques for Hardware Trojan Detection
☆28Updated 5 years ago
Alternatives and similar repositories for Hardware-Trojan-Detection
Users that are interested in Hardware-Trojan-Detection are comparing it to the libraries listed below
Sorting:
- ☆45Updated 2 years ago
- ☆17Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- ☆13Updated 5 years ago
- ☆10Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- ☆16Updated 4 years ago
- Hardware Formal Verification☆16Updated 5 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆20Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- A Formal Verification Framework for Chisel☆18Updated last year
- A RISC-V RV32 model ready for SMT program synthesis.☆12Updated 4 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Updated 6 years ago
- SMT Attack☆21Updated 4 years ago
- C++ and Verilog to implement AES128☆22Updated 7 years ago
- ☆15Updated 2 years ago
- ☆14Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆35Updated last year
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 5 years ago
- ☆20Updated last year
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆29Updated 3 years ago
- RISC-V Formal in Chisel☆12Updated last year
- SAT-based ATPG using TG-Pro model☆17Updated 7 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆39Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆20Updated 10 months ago
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago