Kkalais / Hardware-Trojan-Detection
Machine Learning Techniques for Hardware Trojan Detection
☆15Updated 3 years ago
Related projects: ⓘ
- ☆34Updated last year
- ☆11Updated 4 years ago
- C++ and Verilog to implement AES128☆16Updated 6 years ago
- Simulated Annealing to minimize the wirelength☆7Updated 7 years ago
- Benchmarks for Approximate Circuit Synthesis☆12Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆20Updated last week
- Repository to store all design and testbench files for Senior Design☆17Updated 4 years ago
- GNN-RE datasets for circuit recognition☆37Updated last year
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆25Updated 7 months ago
- ☆12Updated 10 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆13Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆20Updated 6 years ago
- SAT-based ATPG using TG-Pro model☆15Updated 6 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆13Updated 4 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆14Updated 7 years ago
- ☆12Updated 2 years ago
- Approximation-Aware Functional Reverse Engineering using Graph Neural Networks☆9Updated last year
- ☆11Updated 3 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆12Updated 2 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆22Updated last year
- ☆16Updated 3 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆16Updated last year
- ☆10Updated 7 months ago
- Hardware Formal Verification☆14Updated 4 years ago
- FPGA implementation of a physical unclonable function for authentication☆31Updated 7 years ago
- ☆14Updated last year
- Digital Standard Cells based SAR ADC☆11Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆12Updated last year
- course design☆19Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago