cbiffle / hapenny
Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
☆16Updated last year
Alternatives and similar repositories for hapenny:
Users that are interested in hapenny are comparing it to the libraries listed below
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- Industry standard I/O for Amaranth HDL☆28Updated 4 months ago
- Whisk: 16-bit serial processor for TT02☆12Updated 4 months ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- RP2040 bootloader in Rust☆43Updated 2 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆53Updated last month
- ISA card expansion for LPC and Glasgow☆10Updated 5 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated 2 months ago
- Yet Another Debug Transport☆20Updated 2 years ago
- An FPGA reverse engineering and documentation project☆36Updated last week
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- ☆13Updated 5 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Playground for experimenting with and sharing short Amaranth programs on the web☆14Updated 2 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 5 months ago
- ☆17Updated 6 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated last week
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- OpenMPW5/Sky130 tapeout of Lanai-based Microcontroller☆15Updated 2 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆17Updated last year
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆13Updated 10 months ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA☆13Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated last year
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆61Updated last year