cbiffle / hapennyLinks
Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
☆16Updated last year
Alternatives and similar repositories for hapenny
Users that are interested in hapenny are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Whisk: 16-bit serial processor for TT02☆13Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 11 months ago
- Hot Reconfiguration Technology demo☆41Updated 3 years ago
- An FPGA reverse engineering and documentation project☆59Updated last month
- Industry standard I/O for Amaranth HDL☆30Updated last year
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 5 months ago
- ☆14Updated last year
- Playground for experimenting with and sharing short Amaranth programs on the web☆19Updated last month
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Mostly AVR compatible FPGA soft-core☆28Updated 4 years ago
- Awesome projects using the Amaranth HDL☆19Updated 9 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 6 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 5 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- RP2040 bootloader in Rust☆45Updated 3 years ago
- Yet Another Debug Transport☆22Updated last week
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆16Updated 12 years ago
- Kakao Linux☆38Updated 6 months ago
- Exploring gate level simulation☆58Updated 7 months ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆32Updated 4 years ago
- ☆69Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆92Updated 2 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆53Updated 5 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- My pergola FPGA projects☆30Updated 4 years ago