cbiffle / hapennyLinks
Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
☆16Updated last year
Alternatives and similar repositories for hapenny
Users that are interested in hapenny are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- Whisk: 16-bit serial processor for TT02☆13Updated 9 months ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated last month
- An FPGA reverse engineering and documentation project☆49Updated this week
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- RP2040 bootloader in Rust☆45Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 9 months ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 2 weeks ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 7 months ago
- Exploring gate level simulation☆58Updated 2 months ago
- End-to-end synthesis and P&R toolchain☆86Updated this week
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Yet Another Debug Transport☆22Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 10 months ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- ISA card expansion for LPC and Glasgow☆10Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆15Updated 11 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆27Updated 3 weeks ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 4 years ago
- Mostly AVR compatible FPGA soft-core☆28Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated this week
- ☆17Updated 11 months ago
- RISC-V out-of-order core for education and research purposes☆59Updated 2 weeks ago
- ☆13Updated 10 months ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆53Updated last year