cbiffle / hapennyLinks
Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
☆16Updated last year
Alternatives and similar repositories for hapenny
Users that are interested in hapenny are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 2 weeks ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- An FPGA reverse engineering and documentation project☆58Updated last month
- Industry standard I/O for Amaranth HDL☆29Updated last year
- Whisk: 16-bit serial processor for TT02☆13Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 10 months ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆16Updated this week
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 4 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- End-to-end synthesis and P&R toolchain☆89Updated last month
- Exploring gate level simulation☆58Updated 5 months ago
- ☆14Updated last year
- RP2040 bootloader in Rust☆45Updated 3 years ago
- Awesome projects using the Amaranth HDL☆19Updated 8 months ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 3 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆15Updated 12 years ago
- Unofficial Yosys WebAssembly packages☆73Updated this week
- Yet Another Debug Transport☆22Updated 3 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆53Updated 4 months ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Betrusted embedded controller (UP5K)☆48Updated last year
- ☆20Updated 2 months ago
- Chip support package for Cypress EZ-USB FX2 series microcontrollers☆81Updated last week
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- Kakao Linux☆38Updated 4 months ago