Alternatives and similar repositories for hapenny

Users that are interested in hapenny are comparing it to the libraries listed below

• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 2 weeks ago
• Wren6991 / Hazard2
  Smol 2-stage RISC-V processor in nMigen
  ☆26Updated 4 years ago
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆39Updated last year
• Wren6991 / tt02-whisk-serial-processor
  Whisk: 16-bit serial processor for TT02
  ☆13Updated last year
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆61Updated this week
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆30Updated last year
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆41Updated 3 years ago
• whitequark / prjbureau
  Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms
  ☆59Updated 6 months ago
• cbiffle / rp2040-rustboot
  RP2040 bootloader in Rust
  ☆45Updated 3 years ago
• Wren6991 / TwoWireDebug
  Yet Another Debug Transport
  ☆22Updated 2 weeks ago
• amaranth-lang / playground
  Playground for experimenting with and sharing short Amaranth programs on the web
  ☆20Updated last month
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆36Updated 2 years ago
• jevinskie / riscv-smol-linux-kernel
  Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
  ☆24Updated 3 years ago
• robtaylor / amaranth-awesome
  Awesome projects using the Amaranth HDL
  ☆19Updated 10 months ago
• bieganski / mtkcpu
  RISC-V CPU implementation in Amaranth HDL (aka nMigen)
  ☆33Updated last year
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆58Updated 5 years ago
• machdyne / kakao
  Kakao Linux
  ☆38Updated 6 months ago
• raspberrypi / armulet
  ☆21Updated 4 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆59Updated 7 months ago
• icebreaker-fpga / icebreaker-litex-examples
  Example litex Risc-V SOC and some example code projects in multiple languages.
  ☆70Updated 2 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated 2 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆48Updated last year
• awygle / waggle
  Rust proof-of-concept for GPU waveform rendering
  ☆13Updated 5 years ago
• gregdavill / ecpprog
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆90Updated last year
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆92Updated 2 weeks ago
• MorrisMA / MiniCPU-S
  Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
  ☆17Updated 12 years ago
• kbeckmann / pergola_projects
  My pergola FPGA projects
  ☆30Updated 4 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆74Updated this week
• Wren6991 / SmolDVI
  Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs
  ☆33Updated 4 years ago