cbiffle / hapennyLinks
Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
☆16Updated last year
Alternatives and similar repositories for hapenny
Users that are interested in hapenny are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Whisk: 16-bit serial processor for TT02☆13Updated 11 months ago
- Industry standard I/O for Amaranth HDL☆29Updated 11 months ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 3 months ago
- An FPGA reverse engineering and documentation project☆58Updated last week
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- End-to-end synthesis and P&R toolchain☆89Updated last week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 9 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated last month
- Exploring gate level simulation☆58Updated 5 months ago
- A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way☆46Updated last year
- RP2040 bootloader in Rust☆45Updated 3 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Yet Another Debug Transport☆22Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Some assorted examples of nmigen designs☆19Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- ☆13Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆16Updated 2 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Mostly AVR compatible FPGA soft-core☆28Updated 3 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆15Updated 12 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated last month
- ☆18Updated last month
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Updated 10 months ago