cbiffle / hapennyLinks
Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
☆16Updated last year
Alternatives and similar repositories for hapenny
Users that are interested in hapenny are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 6 months ago
- Industry standard I/O for Amaranth HDL☆28Updated 8 months ago
- ☆17Updated 10 months ago
- ☆13Updated 9 months ago
- An FPGA reverse engineering and documentation project☆47Updated this week
- RP2040 bootloader in Rust☆45Updated 3 years ago
- Yet Another Debug Transport☆22Updated 3 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆57Updated 2 weeks ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 9 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- RFCs for changes to the Amaranth language and standard components☆18Updated last month
- Unofficial Yosys WebAssembly packages☆71Updated this week
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- Whisk: 16-bit serial processor for TT02☆13Updated 8 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆27Updated this week
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- Awesome projects using the Amaranth HDL☆15Updated 4 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆42Updated last month
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆65Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- ☆45Updated last month
- ISA card expansion for LPC and Glasgow☆10Updated 5 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated this week
- End-to-end synthesis and P&R toolchain☆85Updated 2 weeks ago
- Mostly AVR compatible FPGA soft-core☆28Updated 3 years ago
- Kakao Linux☆36Updated 3 weeks ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago