cbiffle / hapennyLinks
Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
☆16Updated 2 years ago
Alternatives and similar repositories for hapenny
Users that are interested in hapenny are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆59Updated last week
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆31Updated last week
- Whisk: 16-bit serial processor for TT02☆13Updated last year
- An FPGA reverse engineering and documentation project☆65Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 7 months ago
- End-to-end synthesis and P&R toolchain☆94Updated 2 months ago
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Updated 5 years ago
- RP2040 bootloader in Rust☆45Updated 3 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆20Updated 3 months ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way☆47Updated last year
- Yet Another Debug Transport☆23Updated 2 months ago
- Mostly AVR compatible FPGA soft-core☆30Updated 4 years ago
- Awesome projects using the Amaranth HDL☆19Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- Exploring gate level simulation☆58Updated 9 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- ☆15Updated last year
- ☆22Updated 6 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 4 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆53Updated last year
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Cyclone V bitstream reverse-engineering project☆130Updated 2 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆56Updated last year
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 3 years ago