cbiffle / hapennyLinks
Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
☆16Updated last year
Alternatives and similar repositories for hapenny
Users that are interested in hapenny are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Whisk: 16-bit serial processor for TT02☆13Updated 10 months ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- An FPGA reverse engineering and documentation project☆50Updated last week
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 8 months ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated last month
- RP2040 bootloader in Rust☆45Updated 3 years ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆86Updated last week
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- ☆17Updated last week
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆31Updated 11 months ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated last month
- Kakao Linux☆36Updated 2 months ago
- Mostly AVR compatible FPGA soft-core☆28Updated 3 years ago
- Exploring gate level simulation☆58Updated 3 months ago
- Industry standard I/O for Amaranth HDL☆29Updated 9 months ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆16Updated 2 years ago
- A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way☆45Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- Yet Another Debug Transport☆22Updated 3 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆15Updated 11 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- ☆13Updated 10 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆52Updated 2 months ago