cbiffle / hapenny
Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
☆12Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for hapenny
- RP2040 bootloader in Rust☆42Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆26Updated last month
- Register access layer in Rust for all STM32 microcontrollers☆34Updated 2 years ago
- Yet Another Debug Transport☆20Updated 2 years ago
- usb-device implementation for Synopsys USB OTG IP cores☆43Updated last year
- ☆12Updated 2 months ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated 10 months ago
- ☆39Updated last week
- Peripheral access API for Allwinner SoCs generated from unofficial SVD file☆25Updated last month
- A Rust embedded HAL crate for LiteX cores☆26Updated 7 months ago
- converts catgirls to gds files☆15Updated 3 years ago
- Whisk: 16-bit serial processor for TT02☆12Updated last month
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- A dev board designed to facilitate the development of USB firmware for STM32☆29Updated 4 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated this week
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆59Updated last year
- Exploring gate level simulation☆56Updated 2 years ago
- Hot Reconfiguration Technology demo☆38Updated 2 years ago
- ☆14Updated 8 months ago
- RFCs for changes to the Amaranth language and standard components☆17Updated 2 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆32Updated last week
- My pergola FPGA projects☆30Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- ☆29Updated last year
- Hardware Abstract Layer for BL602 RISC-V WiFi + BLE SoC in embedded Rust☆75Updated 10 months ago
- ☆33Updated 2 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆25Updated this week
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆13Updated 4 years ago
- Rust on the Zynq UltraScale+ MPSoC☆36Updated 5 years ago