cbiffle / hapenny
Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
☆16Updated last year
Alternatives and similar repositories for hapenny
Users that are interested in hapenny are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- Whisk: 16-bit serial processor for TT02☆13Updated 7 months ago
- Industry standard I/O for Amaranth HDL☆28Updated 7 months ago
- RP2040 bootloader in Rust☆44Updated 2 years ago
- Yet Another Debug Transport☆21Updated 3 years ago
- ISA card expansion for LPC and Glasgow☆10Updated 5 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 4 months ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆55Updated 2 months ago
- An FPGA reverse engineering and documentation project☆43Updated this week
- ☆13Updated 8 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 2 weeks ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 5 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated 3 weeks ago
- ☆14Updated last year
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆15Updated last year
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago
- Exploring gate level simulation☆57Updated 2 weeks ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Awesome projects using the Amaranth HDL☆13Updated 3 months ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆15Updated 11 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 3 years ago