wware / myblazeLinks
MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of MB-Lite from VHDL to MyHDL, along with a simple emulator. Its minimal configuration was tested on the Spartan-3E Starter Kit.
☆17Updated 12 years ago
Alternatives and similar repositories for myblaze
Users that are interested in myblaze are comparing it to the libraries listed below
Sorting:
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆32Updated 3 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- A very simple UART implementation in MyHDL☆17Updated 11 years ago
- ☆61Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Yosys Plugins☆21Updated 6 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- ☆10Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Updated 6 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 9 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆152Updated 11 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small footprint and configurable video cores (Deprecated)☆71Updated 3 years ago
- Low-cost (or free) programmer for TinyFPGA A-Series boards☆41Updated 3 years ago
- OpenFPGA☆34Updated 7 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- Altera JTAG UART wrapper for Bluespec☆25Updated 11 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago