wware / myblazeLinks
MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of MB-Lite from VHDL to MyHDL, along with a simple emulator. Its minimal configuration was tested on the Spartan-3E Starter Kit.
☆17Updated 12 years ago
Alternatives and similar repositories for myblaze
Users that are interested in myblaze are comparing it to the libraries listed below
Sorting:
- Yosys Plugins☆22Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆32Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- A very simple UART implementation in MyHDL☆17Updated 11 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 7 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- DDR3 controller for nMigen (WIP)☆14Updated last year
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- ☆61Updated 2 years ago
- Simplified environment for litex☆14Updated 5 years ago
- IceCore Ice40 HX based modular core☆45Updated 4 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- CMod-S6 SoC☆42Updated 7 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 9 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Utilities for working with a Wishbone bus in an embedded device☆46Updated 2 months ago
- My pergola FPGA projects☆30Updated 4 years ago