wware / myblazeLinks
MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of MB-Lite from VHDL to MyHDL, along with a simple emulator. Its minimal configuration was tested on the Spartan-3E Starter Kit.
☆17Updated 12 years ago
Alternatives and similar repositories for myblaze
Users that are interested in myblaze are comparing it to the libraries listed below
Sorting:
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Yosys Plugins☆22Updated 6 years ago
- A very simple UART implementation in MyHDL☆17Updated 11 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- ☆61Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- ZPUino HDL implementation☆90Updated 7 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 6 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Cross compile FPGA tools☆21Updated 4 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 9 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Simplified environment for litex☆14Updated 5 years ago
- ☆10Updated 7 years ago