Alternatives and similar repositories for tt02-whisk-serial-processor:

Users that are interested in tt02-whisk-serial-processor are comparing it to the libraries listed below

• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆39Updated 2 years ago
• eschkufz / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆22Updated 4 years ago
• cbiffle / hapenny
  Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000
  ☆16Updated last year
• Wren6991 / Hazard2
  Smol 2-stage RISC-V processor in nMigen
  ☆26Updated 3 years ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆35Updated last year
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆28Updated 4 months ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated last month
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆15Updated 2 years ago
• grayresearch / s3ga
  S3GA: a simple scalable serial FPGA
  ☆10Updated 2 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• Ravenslofty / blog
  The Critical Path - a rambly FPGA blog
  ☆49Updated 4 years ago
• bieganski / mtkcpu
  RISC-V CPU implementation in Amaranth HDL (aka nMigen)
  ☆28Updated 5 months ago
• m-labs / nmigen-stdio
  Industry standard I/O for nMigen
  ☆12Updated 4 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated last year
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆36Updated 3 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆50Updated 4 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆40Updated 2 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆36Updated last week
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• darklife / udarkrisc
  u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
  ☆13Updated last year
• tomverbeure / sidechan
  Side channel communication test within an FPGA
  ☆11Updated 4 years ago
• TinyTapeout / tt-multiplexer
  ☆15Updated 2 months ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 5 years ago
• m-labs / nmigen-boards
  Board and connector definition files for nMigen
  ☆30Updated 4 years ago
• Ravenslofty / 74xx-liberty
  ☆63Updated last year
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• awygle / waggle
  Rust proof-of-concept for GPU waveform rendering
  ☆13Updated 4 years ago
• daveshah1 / prjtrellis-dvi
  DVI video out example for prjtrellis
  ☆16Updated 6 years ago
• jeanthom / gram
  DDR3 controller for nMigen (WIP)
  ☆14Updated last year