Wren6991 / tt02-whisk-serial-processorLinks
Whisk: 16-bit serial processor for TT02
☆13Updated 10 months ago
Alternatives and similar repositories for tt02-whisk-serial-processor
Users that are interested in tt02-whisk-serial-processor are comparing it to the libraries listed below
Sorting:
- End-to-end synthesis and P&R toolchain☆87Updated this week
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- Exploring gate level simulation☆58Updated 4 months ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 6 months ago
- The Critical Path - a rambly FPGA blog☆49Updated 4 years ago
- A design for TinyTapeout☆16Updated 2 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆22Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Small 32-bit RISC-V CPU with a half-width datapath inspired by the 68000☆16Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆31Updated 11 months ago
- An FPGA reverse engineering and documentation project☆53Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- A RISC-V CPU implementation☆13Updated 5 years ago
- Industry standard I/O for Amaranth HDL☆29Updated 10 months ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- ☆69Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Bootloader for Fomu☆39Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago