Merterm / BRAIN-MLinks
Brilliantly Radical Artificially Intelligent Neural Machine
☆17Updated 8 years ago
Alternatives and similar repositories for BRAIN-M
Users that are interested in BRAIN-M are comparing it to the libraries listed below
Sorting:
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11Updated last year
- Fully opensource spiking neural network accelerator☆165Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Updated 4 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Updated 11 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆83Updated 3 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆24Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆120Updated 5 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆291Updated 8 months ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆133Updated 6 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 9 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆108Updated 2 years ago
- ☆30Updated 3 years ago
- A collection of great digital IC project/tutorial/website etc..☆143Updated 3 years ago
- https://caravel-user-project.readthedocs.io☆227Updated 11 months ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆65Updated last year
- ☆173Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆202Updated last month
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Updated 3 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆121Updated 4 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆77Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆176Updated 2 years ago
- ☆14Updated 3 years ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆144Updated 3 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- An overview of TL-Verilog resources and projects☆82Updated last month
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆74Updated 6 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆75Updated 2 months ago