Merterm / BRAIN-MLinks
Brilliantly Radical Artificially Intelligent Neural Machine
☆16Updated 8 years ago
Alternatives and similar repositories for BRAIN-M
Users that are interested in BRAIN-M are comparing it to the libraries listed below
Sorting:
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11Updated last year
- Fully opensource spiking neural network accelerator☆165Updated 2 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆11Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆118Updated 5 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Updated 10 months ago
- An overview of TL-Verilog resources and projects☆82Updated last month
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆133Updated 6 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆290Updated 8 months ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆61Updated 5 years ago
- ☆64Updated 4 years ago
- An open source CPU design and verification platform for academia☆115Updated 5 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆227Updated 11 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆200Updated 3 weeks ago
- ☆173Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Updated 4 years ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆65Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Updated 2 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆203Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆55Updated 4 years ago
- Verilog/SystemVerilog Guide☆79Updated 2 years ago
- ☆187Updated 4 years ago
- ACT hardware description language and core tools.☆122Updated this week
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Updated 4 years ago
- ☆54Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago