Merterm / BRAIN-M
Brilliantly Radical Artificially Intelligent Neural Machine
☆16Updated 7 years ago
Alternatives and similar repositories for BRAIN-M:
Users that are interested in BRAIN-M are comparing it to the libraries listed below
- Fully opensource spiking neural network accelerator☆137Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆90Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- ☆24Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆57Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 5 years ago
- ☆44Updated last year
- Open source ISS and logic RISC-V 32 bit project☆42Updated 2 months ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆61Updated 2 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆33Updated 7 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆20Updated last year
- FPGA Design of a Spiking Neural Network.☆36Updated 9 months ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆44Updated last year
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆175Updated 5 years ago
- System Verilog code describing a fully combinational binarized neural network.☆33Updated 6 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆16Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆58Updated 2 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆40Updated last year
- ☆13Updated 2 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 6 months ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆89Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year