Merterm / BRAIN-MLinks
Brilliantly Radical Artificially Intelligent Neural Machine
☆16Updated 7 years ago
Alternatives and similar repositories for BRAIN-M
Users that are interested in BRAIN-M are comparing it to the libraries listed below
Sorting:
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11Updated last year
- Fully opensource spiking neural network accelerator☆158Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆272Updated 5 months ago
- An overview of TL-Verilog resources and projects☆81Updated 7 months ago
- https://caravel-user-project.readthedocs.io☆223Updated 8 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆95Updated 7 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆192Updated this week
- ☆28Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆360Updated 8 months ago
- ☆173Updated 2 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆61Updated last year
- An open source CPU design and verification platform for academia☆111Updated 2 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆71Updated 2 years ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆11Updated 3 years ago
- ☆34Updated 8 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆191Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆119Updated 3 years ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆127Updated 6 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆71Updated 3 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆295Updated last week
- ACT hardware description language and core tools.☆120Updated this week
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year