Merterm / BRAIN-MLinks
Brilliantly Radical Artificially Intelligent Neural Machine
☆16Updated 7 years ago
Alternatives and similar repositories for BRAIN-M
Users that are interested in BRAIN-M are comparing it to the libraries listed below
Sorting:
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11Updated last year
- Fully opensource spiking neural network accelerator☆162Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆223Updated 8 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆96Updated 8 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆74Updated 2 years ago
- An overview of TL-Verilog resources and projects☆81Updated 7 months ago
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆127Updated 6 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆61Updated last year
- ACT hardware description language and core tools.☆120Updated last week
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆275Updated 5 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆113Updated 5 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆364Updated 8 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆195Updated last week
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆74Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆208Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆115Updated last year
- Implementation of RISC-V RV32I☆23Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆112Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- An open source CPU design and verification platform for academia☆112Updated 3 months ago
- ☆173Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆60Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 4 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 10 months ago
- ☆359Updated 2 years ago
- RISC-V System on Chip Template☆159Updated 3 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 8 years ago
- ☆53Updated last year