ept221 / pet-on-a-chipLinks
Senior Design
☆12Updated 5 months ago
Alternatives and similar repositories for pet-on-a-chip
Users that are interested in pet-on-a-chip are comparing it to the libraries listed below
Sorting:
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Soft USB for LiteX☆50Updated 2 years ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆34Updated 5 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- ☆31Updated 7 months ago
- Awesome projects using the Amaranth HDL☆15Updated 4 months ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- ☆13Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Bonbon Computer☆15Updated 2 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 5 years ago
- ☆16Updated last year
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- BlackIceMx - Core Module carrier with MixMods/Pmod interfaces☆17Updated 5 years ago
- Tutorials for getting started with an f8 softcore on an FPGA board☆12Updated 5 months ago
- ☆13Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Force-directed component autoplacement for KiCad☆29Updated 6 months ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆49Updated 3 weeks ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Template PCB's for SYZYGY board designs☆22Updated 2 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago