Alternatives and similar repositories for Neural-Representation-of-Logic-Functions

Users that are interested in Neural-Representation-of-Logic-Functions are comparing it to the libraries listed below

• sjain-stanford / deep-route
  Training a deep FCN network in PyTorch to route circuit layouts
  ☆67Updated 2 years ago
• Merterm / BRAIN-M
  Brilliantly Radical Artificially Intelligent Neural Machine
  ☆16Updated 7 years ago
• srohit0 / mida
  Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"
  ☆26Updated 6 years ago
• khushhallchandra / Simulated-Annealing
  Simulated Annealing to minimize the wirelength
  ☆8Updated 8 years ago
• kouroshHakha / bag_deep_ckt
  genetic and neural net optimization for circuit design
  ☆18Updated 3 years ago
• cgfandia / PathfinderAlgorithm
  Pathfinder routing algorithm practice
  ☆14Updated 8 years ago
• paripath / cdf
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆12Updated 5 years ago
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 4 years ago
• masc-ucsc / anubis
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Updated 4 years ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆11Updated 11 years ago
• liffiton / PyMiniSolvers
  A Python API for the MiniSat and MiniCard constraint solvers.
  ☆20Updated last year
• themathgeek13 / systolic-array-sorting
  Implementation of a Systolic Array based sorting engine on an FPGA using Verilog
  ☆11Updated 8 years ago
• en9inerd / SimAn
  Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”
  ☆12Updated last year
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆10Updated 8 years ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• z11i / pysat
  Simple SAT solver with CDCL implemented in Python
  ☆16Updated 2 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆16Updated 6 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• pulp-platform / ELAU
  ☆18Updated 10 months ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 6 years ago
• ziyan / altera-de2-ann
  Artificial Neural Network on Altera DE2
  ☆34Updated 9 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆39Updated last year
• The-OpenROAD-Project / asap7_pdk_r1p7
  ☆16Updated 9 months ago
• SamuelBayliss / Potholes
  Polyhedral Compilation tool for High Level Synthesis.
  ☆10Updated 11 years ago
• PeterAaser / tdt4255-chisel-intro
  ☆26Updated 4 years ago
• The-OpenROAD-Project / ORAssistant
  OpenROAD's Chatbot Assistant
  ☆14Updated this week
• nkkav / yosys-examples
  Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
  ☆21Updated 4 years ago
• mikaeloduh / gds2ascii-tool-project
  GDS to ASCII Converter
  ☆20Updated last year
• efabless / proton
  ☆32Updated 4 years ago
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 6 years ago