fjcamillo / Neural-Representation-of-Logic-FunctionsLinks
Creating Logic Functions [AND, OR, NOT, XNOR, XOR, NAND, etc] using Neural Network
☆18Updated 5 years ago
Alternatives and similar repositories for Neural-Representation-of-Logic-Functions
Users that are interested in Neural-Representation-of-Logic-Functions are comparing it to the libraries listed below
Sorting:
- Collection of Papers and Trials on Deep Learning to aid EE design☆45Updated 5 years ago
- Convert C files into Verilog☆17Updated 6 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11Updated 8 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- Simple SAT solver with CDCL implemented in Python☆17Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Gate-Level Simulation on a GPU☆10Updated 8 years ago
- Designs, infrastructure, and experiments around Race Logic☆25Updated 5 years ago
- Implemented here a Binary Neural Network (BNN) achieving nearly state-of-art results but recorded a significant reduction in memory usage…☆74Updated 4 years ago
- Network components (NIC, Switch) for FireBox☆19Updated 10 months ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Updated 6 years ago
- Logic Minimization in Python☆24Updated last year
- ☆19Updated last year
- Decision Trees Inference☆14Updated 7 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Provides a packaged collection of open source EDA tools☆12Updated 6 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆26Updated 3 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Updated 11 years ago
- EDA wiki☆53Updated 2 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Updated 7 years ago
- internship☆10Updated 7 years ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Updated 4 years ago
- A Python API for the MiniSat and MiniCard constraint solvers.☆22Updated 2 months ago
- Wrapper for ETH Ariane Core☆21Updated 5 months ago
- Python Verilog-AMS Parser☆12Updated 9 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Resources and guide for preparing for Stanford's electrical engineering qualification exams.☆23Updated 5 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Updated 4 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year