Alternatives and similar repositories for Neural-Representation-of-Logic-Functions

Users that are interested in Neural-Representation-of-Logic-Functions are comparing it to the libraries listed below

• RaviVijay / DeepLearningEE
  Collection of Papers and Trials on Deep Learning to aid EE design
  ☆45Updated 5 years ago
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated last year
• clothbot / Pyvams
  Python Verilog-AMS Parser
  ☆12Updated 10 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆19Updated 6 years ago
• z11i / pysat
  Simple SAT solver with CDCL implemented in Python
  ☆19Updated 2 years ago
• themathgeek13 / systolic-array-sorting
  Implementation of a Systolic Array based sorting engine on an FPGA using Verilog
  ☆11Updated 8 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 6 years ago
• efabless / proton
  ☆33Updated 5 years ago
• srohit0 / mida
  Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"
  ☆27Updated 7 years ago
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆34Updated 7 years ago
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆12Updated 7 months ago
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 3 years ago
• knowm / memristor-discovery
  Java Application for automated memristor experiments and data collection based on Digilent's Analog Discovery 2 USB Oscilloscope and Know…
  ☆47Updated 4 years ago
• pulp-platform / ELAU
  ☆20Updated last year
• blucia0a / MultiCacheSim
  A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model
  ☆28Updated 12 years ago
• lukehsiao / ee_quals
  Resources and guide for preparing for Stanford's electrical engineering qualification exams.
  ☆24Updated 5 years ago
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆10Updated 9 years ago
• jck / riscv
  ☆19Updated 2 years ago
• iwls2020-lsml-contest / iwls2020-lsml-contest
  ☆21Updated 3 years ago
• sathibault / computer_architecture_class
  Resources from my class on computer architecture design
  ☆10Updated 7 years ago
• clin99 / awesome-eda
  ☆95Updated 6 years ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆15Updated 8 years ago
• dtompkins / ubcsat
  The Stochastic Local Search SAT Solver from UBC
  ☆32Updated 3 years ago
• UCSBarchlab / RaceLogic
  Designs, infrastructure, and experiments around Race Logic
  ☆25Updated 5 years ago
• x-epic / EpicFV
  ☆20Updated 4 years ago
• darrinwillis / neuralHardware
  ☆22Updated 9 years ago
• liffiton / PyMiniSolvers
  A Python API for the MiniSat and MiniCard constraint solvers.
  ☆22Updated 6 months ago