spike556 / HuffmanCode
hardware implement of huffman coding(written in verilog)
☆11Updated 7 years ago
Alternatives and similar repositories for HuffmanCode:
Users that are interested in HuffmanCode are comparing it to the libraries listed below
- ☆26Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- ☆42Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- SoC Based on ARM Cortex-M3☆29Updated 2 weeks ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 2 weeks ago
- ☆31Updated 5 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- ☆19Updated 2 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- Implementation of the PCIe physical layer☆35Updated 2 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Advanced Architecture Labs with CVA6☆55Updated last year
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- ☆45Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- commit rtl and build cosim env☆14Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- ☆21Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆36Updated 2 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago