spike556 / HuffmanCode
hardware implement of huffman coding(written in verilog)
☆12Updated 7 years ago
Alternatives and similar repositories for HuffmanCode:
Users that are interested in HuffmanCode are comparing it to the libraries listed below
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ☆31Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- AXI Interconnect☆47Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- ☆50Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆19Updated 2 years ago
- understanding of cocotb (In Chinese Only)☆15Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- SDRAM controller with AXI4 interface☆91Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 4 years ago
- ☆27Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- SoC Based on ARM Cortex-M3☆30Updated 3 weeks ago
- FFT generator using Chisel☆58Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- ☆13Updated 10 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago