muzilinxi90 / OpenMIPSLinks
OpenMIPS——《自己动手写CPU》处理器部分
☆22Updated 8 years ago
Alternatives and similar repositories for OpenMIPS
Users that are interested in OpenMIPS are comparing it to the libraries listed below
Sorting:
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- ☆14Updated 7 years ago
- ☆31Updated 4 months ago
- Hardware design with Chisel☆34Updated 2 years ago
- ☆32Updated 2 weeks ago
- Verilog Implementation of an ARM LEGv8 CPU☆108Updated 6 years ago
- A RISC-V processor☆15Updated 6 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆15Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆38Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆42Updated 10 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- Educational 16-bit MIPS Processor☆17Updated 6 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆48Updated 4 years ago
- LowRISC port to Zedboard☆13Updated 8 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- verilog/FPGA hardware description for very simple GPU☆17Updated 6 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆11Updated 7 months ago
- The official NaplesPU hardware code repository☆17Updated 6 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 2 years ago
- Rewrite XuanTieC910 with chisel3☆12Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆29Updated 5 years ago
- The 'missing header' for Chisel☆21Updated 4 months ago
- Nuclei Board Labs☆60Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- turbo 8051☆29Updated 7 years ago
- Hardware Description Language Translator☆17Updated 2 months ago