Alternatives and similar repositories for OpenMIPS:

Users that are interested in OpenMIPS are comparing it to the libraries listed below

• lingscale / cc01
  ☆31Updated 3 weeks ago
• whutddk / Rift2Core
  Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.
  ☆35Updated last year
• zhouqinghua / zqh_riscv
  zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…
  ☆36Updated 3 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆79Updated 4 years ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆38Updated last year
• risclite / rv32m-multiplier-and-divider
  a multiplier&divider verilog RTL file for RV32M instructions
  ☆12Updated 5 years ago
• AlessandroCilardo / NaplesPU
  The official NaplesPU hardware code repository
  ☆15Updated 5 years ago
• bwitherspoon / rv32cpu
  A RISC-V processor
  ☆13Updated 6 years ago
• AlSaqr-platform / he-soc
  ☆31Updated last week
• wzc810049078 / ZC-RISCV-CORE
  ZC RISCV CORE
  ☆13Updated 5 years ago
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆31Updated 2 years ago
• cnyangkun / nscscc2018
  nscscc2018
  ☆26Updated 6 years ago
• baochuquan / RISCV-MMU
  ☆14Updated 7 years ago
• rbarzic / nanorv32
  A small 32-bit implementation of the RISC-V architecture
  ☆32Updated 4 years ago
• FPGA-Networking / HyperParser
  ☆32Updated 2 years ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆41Updated 10 years ago
• antmicro / openssd-nvme
  ☆19Updated 4 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated 2 years ago
• SLink-Protocol / S-Link
  An Open Source Link Protocol and Controller
  ☆25Updated 3 years ago
• TUM-LIS / lisnoc
  LIS Network-on-Chip Implementation
  ☆29Updated 8 years ago
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆19Updated 4 years ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆18Updated 2 weeks ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• PacoReinaCampo / vhdl2verilog
  Hardware Description Language Translator
  ☆16Updated last month
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated last year
• Reconfigurable-Computing / HLStoFPGA
  ☆12Updated 2 years ago
• Huawei / fpga-accel
  The official repository of the local FPGA Development Kit.
  ☆18Updated 5 years ago
• huxuan0307 / XuanTieC910
  Rewrite XuanTieC910 with chisel3
  ☆11Updated 2 years ago
• pulp-platform / hyperbus
  ☆21Updated 2 months ago
• ic7x24 / verilog-mini-demo
  Verilog极简教程
  ☆36Updated 5 years ago