muzilinxi90 / OpenMIPSLinks
OpenMIPS——《自己动手写CPU》处理器部分
☆22Updated 8 years ago
Alternatives and similar repositories for OpenMIPS
Users that are interested in OpenMIPS are comparing it to the libraries listed below
Sorting:
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- ☆14Updated 7 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆13Updated last week
- ☆32Updated this week
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆38Updated 4 years ago
- Verilog Implementation of an ARM LEGv8 CPU☆109Updated 7 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆51Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- ☆30Updated 7 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- Nuclei Board Labs☆58Updated last year
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- 用Altera FPGA芯片自制CPU☆42Updated 11 years ago
- Generic AHB master stub☆11Updated 11 years ago
- A RISC-V processor☆15Updated 6 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Updated 5 months ago
- Hardware design with Chisel☆34Updated 2 years ago
- A RISCV Emulator written in Python☆46Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- ☆18Updated 7 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- verilog/FPGA hardware description for very simple GPU☆17Updated 6 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Updated last year
- ☆18Updated 2 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆15Updated 5 years ago