DeamonYang / FPGA_SDR
软件无线电,使用FPGA进行正交解调。
☆19Updated 6 years ago
Alternatives and similar repositories for FPGA_SDR:
Users that are interested in FPGA_SDR are comparing it to the libraries listed below
- 基于FPGA的FFT☆12Updated 6 years ago
- FPGA 百兆以太网☆10Updated 5 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆60Updated 3 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆32Updated 7 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆25Updated 3 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆20Updated last month
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆45Updated 7 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆67Updated 2 years ago
- AD7606 driver verilog☆37Updated 5 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆68Updated 8 months ago
- SPI通信实现FLASH读写☆13Updated 4 years ago
- FIR filter implementation☆23Updated 4 years ago
- An AXI DDR3 SDRAM controller for FPGA☆30Updated last year
- configurable cordic core in verilog☆48Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆35Updated 7 years ago
- ☆13Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆31Updated 4 years ago
- USB2.0 Verilog☆17Updated 5 years ago