DeamonYang / FPGA_SDR

Related projects: ⓘ

• DeamonYang / FPGA_FFT
  基于FPGA的FFT
  ☆11Updated 5 years ago
• maxs-well / FIR_Implementation
  FIR filter implementation
  ☆21Updated 4 years ago
• DeamonYang / FPGA_100M_ETH
  FPGA 百兆以太网
  ☆10Updated 5 years ago
• yedk / arm_cortex_m0_xillinx
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆10Updated 5 years ago
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆35Updated 5 years ago
• suisuisi / FPGAandUSB3.0
  FPGA和USB3.0桥片实现USB3.0通信
  ☆49Updated 2 years ago
• alinxalinx / AX7035
  ☆23Updated this week
• GOOD-Stuff / srio_test
  Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)
  ☆17Updated 6 years ago
• WangXuan95 / FPGA-HDMI
  FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器
  ☆27Updated 2 months ago
• JefferyLi0903 / MMC
  MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计
  ☆18Updated last year
• xycfwrj / zynq_axi_ddr_barebone
  minimal code to access ps DDR from PL
  ☆18Updated 4 years ago
• suisuisi / FPGATechnologyGroup
  FPGA Technology Exchange Group相关文件管理
  ☆38Updated 9 months ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆44Updated last year
• FlyHighInSky / OFDM-on-FPGA
  ☆10Updated 2 years ago
• takeshineshiro / fpga_fibre_scan
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆25Updated 8 years ago
• antmicro / openssd-nvme
  ☆13Updated 3 years ago
• DeamonYang / FPGA_SYNC_ASYNC_FIFO
  FPGA 同步FIFO与异步FIFO
  ☆28Updated 5 years ago
• lisliyongming / JESD204B
  通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
  ☆22Updated 4 years ago
• Anthon1e / JESD204B-Transport-and-Data-Link-Layer
  Implementation of JESD204B Transport Layer & part of Data Link Layer
  ☆25Updated 3 years ago
• BigPig-Bro / Cyclone-IV
  【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板
  ☆16Updated 9 months ago
• Yongxiang-Guo / Verilog_spi_flash
  SPI通信实现FLASH读写
  ☆12Updated 4 years ago
• jiaowushuang / fpga_cmos_design
  这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西
  ☆30Updated 6 years ago
• maxs-well / USB_Ctrl
  USB2.0 Verilog
  ☆15Updated 5 years ago
• amoudgl / iir-bandstop-filter
  Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic
  ☆28Updated 7 years ago
• DejavuAlex / 2FSK-2PSK-2DPSK-QPSK-code-and-decode
  用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调
  ☆34Updated 5 years ago
• fengyulin1996 / Verilog-DSP
  FIR，FFT based on Verilog
  ☆13Updated 6 years ago
• MetalheadKen / Xilinx-Project
  This is use FPGA of Xilinx ZYNQ-7000 ZC702
  ☆17Updated 7 years ago
• mhhai / ImageStitchBasedOnFPGA
  七路图像在FPGA中实现拼接，代码会不断添加进来。
  ☆23Updated 3 years ago
• DeamonYang / FPGA_USB2.0_DAQ
  基于USB2.0 的数据采集卡
  ☆15Updated 5 years ago
• lauchinyuan / FPGA_DDR3_Ctrl
  An AXI DDR3 SDRAM controller for FPGA
  ☆20Updated 8 months ago