j1s1e1 / VerilogPolarCodesLinks
Polar coding, decoding, and testing
☆13Updated 2 years ago
Alternatives and similar repositories for VerilogPolarCodes
Users that are interested in VerilogPolarCodes are comparing it to the libraries listed below
Sorting:
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- NMS_decode☆15Updated 5 years ago
- Polar Codes Implementation on Vhdl☆14Updated 9 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- 最小和算法实现☆10Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆78Updated 2 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 4 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated 2 weeks ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- Hardware Viterbi Decoder in verilog☆28Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Verilog based BCH encoder/decoder☆127Updated 3 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆62Updated 6 years ago
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆24Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆42Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 9 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- Polar encoding & decoding☆13Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆71Updated 3 weeks ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆187Updated 2 years ago
- construction high perfomance long length, low error floor block Multi-edge Type (MET) QC-LDPC codes and Tail-Biting convolutional MET QC-…☆34Updated last year
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆31Updated 2 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago