j1s1e1 / VerilogPolarCodes
Polar coding, decoding, and testing
☆12Updated last year
Alternatives and similar repositories for VerilogPolarCodes:
Users that are interested in VerilogPolarCodes are comparing it to the libraries listed below
- Polar Codes Implementation on Vhdl☆13Updated 8 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆49Updated 7 years ago
- NMS_decode☆13Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated 2 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- 最小和算法实现☆10Updated 4 years ago
- ☆12Updated 3 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆16Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆100Updated 10 months ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- construction high perfomance long length, low error floor block Multi-edge Type (MET) QC-LDPC codes and Tail-Biting convolutional MET QC-…☆29Updated 11 months ago
- This application estimate iterative decoding threshold using degree description, Stephan ten Brink. More general decription of LDPC codes…☆13Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆53Updated last year
- Simulated annealing lifting for high girth QC-LDPC include ACE/EMD optimization. Make QC-LDPC from protograph (base matrix)☆21Updated 11 months ago
- Importance Sampling and Linear Programming based Enumerating and Weighing of Trapping sets in LDPC codes, ISING models and related DNN A…☆20Updated 6 months ago
- Polar encoding & decoding☆11Updated 5 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 6 years ago
- This is a CUDA application for LDPC-CC Decoder☆15Updated 9 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Density evolution for LDPC codes construction under AWGN-channel: reciprocal-channel approximation (RCA), Gaussian Evolution, Covariance …☆41Updated last year
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- Simple implementation (polynomial approx.) of Protograph EXIT-chart (PEXIT) for estimation of iterative decoding threshold of LDPC codes …☆18Updated 2 years ago
- List of open source channel coding projects and libraries.☆124Updated 3 years ago
- Matlab simulations of the encoder and decoder for the New Radio LDPC code from 3GPP Release 15☆49Updated 4 years ago
- Progressive edge growth PEG for LDPC code and QC-LDPC construction C++, Python, Matlab PEG with ACE and Avoiding Generating Small Cycles…☆24Updated last year
- Implementation of BPSK QPSK ASK and FSK☆13Updated 4 years ago