Huffman encoder
☆10Sep 8, 2013Updated 12 years ago
Alternatives and similar repositories for Huffman-encoder
Users that are interested in Huffman-encoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆28Jun 28, 2021Updated 5 years ago
- ☆14Oct 22, 2023Updated 2 years ago
- Universal syntax script for all txt docs, logs and other types☆10Sep 21, 2017Updated 8 years ago
- bwt: An ANSI C implementation of the Burrows-Wheeler transformation (BWT)☆18Apr 13, 2026Updated 3 months ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HARV - HArdened Risc-V☆18Mar 10, 2022Updated 4 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Asymmetric Numeral Systems - Tabled ANS, C Implementation☆15Mar 20, 2019Updated 7 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- 电子科技大学示范性微电子学院微嵌课程配套代码☆15Dec 10, 2025Updated 7 months ago
- Linux下C语言实现即时通讯系统☆12Jun 3, 2018Updated 8 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- Notes from CodeHelp OS Series☆31Apr 27, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Littlebuzz微型四轴飞行器遥控器源代码☆12Jan 15, 2017Updated 9 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- An LTspice project which contains third-order Butterworth filters built both using an inductor and a current conveyor.☆21Jan 15, 2024Updated 2 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- A Python Implementation of the tabled Asymmetric Numeral Systems compression method.☆26Jun 12, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- gsufsort: building suffix arrays, LCP-arrays and BWTs for string collections [AMB 2020]☆27Feb 16, 2025Updated last year
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Fine Tuning Model for different NLP task☆15Jan 22, 2023Updated 3 years ago
- STM32F042-based USB to SPI device for programming iCE40 FPGAs☆18Nov 30, 2022Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆23Jan 31, 2020Updated 6 years ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆21May 8, 2025Updated last year
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- PCIe stack written in Amaranth.☆17Apr 27, 2026Updated 2 months ago
- Direct Python interface to Altera SLD Mega-function☆20Apr 26, 2014Updated 12 years ago
- ☆10Jun 28, 2019Updated 7 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆14Jan 3, 2022Updated 4 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago