This is a SPI Master Module Written in Verilog
☆14Aug 9, 2018Updated 7 years ago
Alternatives and similar repositories for verilog-spi
Users that are interested in verilog-spi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MPU6050 interface for fpga☆11May 9, 2020Updated 6 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆16Dec 26, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆17May 26, 2017Updated 9 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆81Dec 7, 2020Updated 5 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 7 years ago
- ☆22Jun 5, 2024Updated 2 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13May 21, 2019Updated 7 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- SPI Master for FPGA - VHDL and Verilog☆345Aug 22, 2023Updated 2 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 6 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- ☆10Jan 14, 2017Updated 9 years ago
- Telstra Messaging SDK - Node Library☆11Aug 27, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆13May 4, 2026Updated 2 months ago
- ☆19Mar 6, 2020Updated 6 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- I2C Slave☆14Jul 17, 2014Updated 12 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 12 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- provide programming exercise automated testing usable by novices☆13Feb 26, 2025Updated last year
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- Robotics Learning Note☆11Jun 22, 2018Updated 8 years ago
- dummy Linux kernel module for education purpose☆12Mar 11, 2015Updated 11 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- Tracking Denx Das u-boot with various trusted computing add-ons.☆21Jun 17, 2026Updated last month
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago