Spartak0s / Polar-Codes-Hardware-VHDLLinks
Polar Codes Implementation on Vhdl
☆13Updated 9 years ago
Alternatives and similar repositories for Polar-Codes-Hardware-VHDL
Users that are interested in Polar-Codes-Hardware-VHDL are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆121Updated last year
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆56Updated last year
- Polar coding, decoding, and testing☆12Updated last year
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆38Updated 7 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 5 years ago
- NMS_decode☆15Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆53Updated 2 years ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- 最小和算法实现☆10Updated 5 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆17Updated 2 years ago
- Low Density Parity Check Decoder☆17Updated 9 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Python library for SerDes modelling☆73Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 11 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆41Updated 6 years ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆24Updated 10 months ago