Spartak0s / Polar-Codes-Hardware-VHDLLinks
Polar Codes Implementation on Vhdl
☆15Updated 9 years ago
Alternatives and similar repositories for Polar-Codes-Hardware-VHDL
Users that are interested in Polar-Codes-Hardware-VHDL are comparing it to the libraries listed below
Sorting:
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated 3 weeks ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- IEEE 802.11 OFDM-based transceiver system☆41Updated 8 years ago
- NMS_decode☆15Updated 5 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- DVB-S2 LDPC Decoder☆29Updated 11 years ago
- Hardware Viterbi Decoder in verilog☆28Updated 6 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆58Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- Polar coding, decoding, and testing☆13Updated 2 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 11 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆18Updated 3 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 3 years ago
- Polar encoding & decoding☆13Updated 6 years ago
- Verilog based BCH encoder/decoder☆131Updated 3 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆42Updated 6 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆50Updated last year
- Python productivity for RFSoC platforms☆85Updated 2 months ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- Verilog实现OFDM基带☆45Updated 9 years ago
- Board repo for the ZCU216 RFSOC☆31Updated 3 years ago
- 最小和算法实现☆10Updated 5 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆81Updated last week