Spartak0s / Polar-Codes-Hardware-VHDLLinks
Polar Codes Implementation on Vhdl
☆13Updated 9 years ago
Alternatives and similar repositories for Polar-Codes-Hardware-VHDL
Users that are interested in Polar-Codes-Hardware-VHDL are comparing it to the libraries listed below
Sorting:
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆51Updated 7 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆109Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆71Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- NMS_decode☆15Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- Polar coding, decoding, and testing☆12Updated last year
- 最小和算法实现☆10Updated 5 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- Polar encoding & decoding☆11Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- ☆12Updated 3 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- Verilog based BCH encoder/decoder☆122Updated 2 years ago
- Hardware Assisted IEEE 1588 IP Core☆30Updated 10 years ago
- Python library for SerDes modelling☆70Updated 11 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆23Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆24Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- ☆18Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆194Updated 2 years ago