8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunications
☆12Jun 8, 2021Updated 4 years ago
Alternatives and similar repositories for 8B-10B-Encoder-Decoder
Users that are interested in 8B-10B-Encoder-Decoder are comparing it to the libraries listed below
Sorting:
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆42Jun 22, 2021Updated 4 years ago
- DECA Altera Max 10 FPGA Labs☆12Jan 8, 2016Updated 10 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆19Nov 15, 2021Updated 4 years ago
- Tools to encode / decode /test 8b 10b encoding "The IBM way"☆11May 5, 2022Updated 3 years ago
- Visual Odometry with a Single-Camera Stereo Omnidirectional System☆10Aug 24, 2019Updated 6 years ago
- My Slides☆17Jun 10, 2025Updated 9 months ago
- Constrained Tensor Decomposition-Based Hybrid Beamforming for Mmwave Massive MIMO-OFDM Communication Systems☆16Feb 5, 2022Updated 4 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- C++ implementation for 《Image Fusion with Guided Filtering》☆21Apr 19, 2018Updated 7 years ago
- STEP FPGA Development Board - Intel MAX10 FPGA☆19Jun 26, 2019Updated 6 years ago
- libaec - Adaptive Entropy Coding library☆28Feb 28, 2026Updated 3 weeks ago
- Verification IP for UART protocol☆22Aug 3, 2020Updated 5 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- An 8b10b decoder and encoder in logic in VHDL☆26Apr 12, 2021Updated 4 years ago
- ☆25May 31, 2021Updated 4 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- Study Notes☆23Dec 29, 2020Updated 5 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- Gowin USB3.0 Device Controller IP☆15Aug 20, 2024Updated last year
- ☆14Aug 1, 2023Updated 2 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆66Mar 15, 2022Updated 4 years ago
- Simple Python Ring-Learning With Errors Key Exchange☆18Jun 1, 2017Updated 8 years ago
- A back-up repo of Clash for Linux. With UI☆19Apr 8, 2024Updated last year
- Tools for manipulating .aedat files (timestamped address-event data from neuromorphic hardware), in Matlab and Python☆21Jun 28, 2021Updated 4 years ago
- Blosc (byteshuffle, zstd, lz4, zip), mimalloc and CPU core id (sched_getcpu) native methods for .NET Standard 2.0☆28Sep 3, 2024Updated last year
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- UVM Verification IP to uart2bus IP.☆23Mar 7, 2022Updated 4 years ago
- Verilog for interacting with components of the DE10-Lite board.☆30Mar 26, 2021Updated 4 years ago
- EV3 Repo of Dexter Industries Sensors☆22Aug 3, 2015Updated 10 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Sep 17, 2013Updated 12 years ago
- A DPDK repo with Corundum driver☆35Aug 1, 2022Updated 3 years ago
- 包含AD5686R的电路原理图、PCB，以及对AD5684、AD5685、AD5686兼容的驱动程序☆20Aug 17, 2021Updated 4 years ago
- Repo for annotations used in WACV2019 paper "Omnidirectional Pedestrian Detection by Rotation Invariant Training"☆20Jan 14, 2020Updated 6 years ago
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- Basic UART TX/RX module for FPGA☆34Oct 18, 2018Updated 7 years ago
- Tensorflow 2 release by @cjw531 for NeRF (Neural Radiance Fields) originally by @bmild☆27Jun 16, 2022Updated 3 years ago