8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunications
☆12Jun 8, 2021Updated 4 years ago
Alternatives and similar repositories for 8B-10B-Encoder-Decoder
Users that are interested in 8B-10B-Encoder-Decoder are comparing it to the libraries listed below
Sorting:
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆42Jun 22, 2021Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Gowin USB3.0 Device Controller IP☆15Aug 20, 2024Updated last year
- DECA Altera Max 10 FPGA Labs☆12Jan 8, 2016Updated 10 years ago
- ☆12Jul 28, 2022Updated 3 years ago
- 包含AD5686R 的电路原理图、PCB，以及对AD5684、AD5685、AD5686兼容的驱动程序☆20Aug 17, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Visual Odometry with a Single-Camera Stereo Omnidirectional System☆10Aug 24, 2019Updated 6 years ago
- hardware implement of huffman coding(written in verilog)☆14Jul 30, 2017Updated 8 years ago
- Tools to encode / decode /test 8b 10b encoding "The IBM way"☆11May 5, 2022Updated 3 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- HDL code for a complex multiplier with AXI stream Interface☆14Apr 6, 2023Updated 2 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆64Mar 15, 2022Updated 3 years ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- Blockchain Offload Engine☆16May 5, 2018Updated 7 years ago
- STEP FPGA Development Board - Intel MAX10 FPGA☆18Jun 26, 2019Updated 6 years ago
- Simple Python Ring-Learning With Errors Key Exchange☆18Jun 1, 2017Updated 8 years ago
- ☆18Jul 2, 2021Updated 4 years ago
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆18May 27, 2025Updated 9 months ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆19Nov 15, 2021Updated 4 years ago
- 通用IO测试工程，用于捡垃圾测试IO。与BSDL需要对引脚输入不同，该工程只需要确定时钟输入，然后自动向每个IO发送指定字符串，因此只需要将串口接入任意IO查看输出即可☆17Jul 17, 2025Updated 7 months ago
- Constrained Tensor Decomposition-Based Hybrid Beamforming for Mmwave Massive MIMO-OFDM Communication Systems☆16Feb 5, 2022Updated 4 years ago
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- My Slides☆17Jun 10, 2025Updated 8 months ago
- ☆20Nov 7, 2019Updated 6 years ago
- ☆25May 31, 2021Updated 4 years ago
- libaec - Adaptive Entropy Coding library☆25Feb 16, 2026Updated last week
- EV3 Repo of Dexter Industries Sensors☆22Aug 3, 2015Updated 10 years ago
- a simple FPGA xdma demo based Memblaze☆21May 29, 2023Updated 2 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Sep 17, 2013Updated 12 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- Study Notes☆23Dec 29, 2020Updated 5 years ago