GOWIN-FPGA / USB3.0-Device-ControllerLinks
Gowin USB3.0 Device Controller IP
☆12Updated last year
Alternatives and similar repositories for USB3.0-Device-Controller
Users that are interested in USB3.0-Device-Controller are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆72Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- 【例程】国产高云FPGA 开发板及其工程☆34Updated 10 months ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 6 months ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- ☆31Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆73Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- YPCB-00338-1P1 Hack☆63Updated 7 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆81Updated 4 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆32Updated 11 months ago
- ☆31Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆47Updated this week
- High-performance FPGA-based JPEG codec accelerator☆13Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆27Updated 2 months ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆132Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆50Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- MIPI CSI-2 RX☆35Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year