GOWIN-FPGA / USB3.0-Device-ControllerLinks
Gowin USB3.0 Device Controller IP
☆15Updated last year
Alternatives and similar repositories for USB3.0-Device-Controller
Users that are interested in USB3.0-Device-Controller are comparing it to the libraries listed below
Sorting:
- 通用IO测试工程,用于捡垃圾测试IO。与BSDL需要对引脚输入不同,该工程只需要确定时钟输入 ,然后自动向每个IO发送指定字符串,因此只需要将串口接入任意IO查看输出即可☆17Updated 6 months ago
- YPCB-00338-1P1 Hack☆78Updated last year
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆85Updated 4 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last week
- ☆34Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆59Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆62Updated 3 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆86Updated 4 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆38Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆61Updated 11 months ago
- QSPI for SoC☆23Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated last month
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆133Updated 2 years ago
- 国产VU13P加速卡资料☆82Updated 10 months ago
- ☆34Updated 4 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆20Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago