libView is a GUI tool for library file cell information view and comparison.
☆26Jul 24, 2023Updated 2 years ago
Alternatives and similar repositories for libView
Users that are interested in libView are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- liberty parser (For parsing IC timing lib file)☆68Jul 24, 2023Updated 2 years ago
- A toop for openlava data-collection, data-analysis and information display.☆19Jul 17, 2024Updated last year
- A toop for LSF data-collection, data-analysis and information display.☆57Mar 4, 2026Updated 3 weeks ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.☆28Jan 29, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 4 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Updated this week
- General purpose task runner☆11Nov 10, 2025Updated 4 months ago
- Open source EDA chip design flow☆51Mar 15, 2017Updated 9 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 8 months ago
- A modular and extensible scientific plotting toolkit for researchers.☆14Jan 18, 2026Updated 2 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- ☆26Jul 18, 2024Updated last year
- ☆26Apr 24, 2021Updated 4 years ago
- awesome-Analog-IC-Design-Automation☆48Apr 19, 2023Updated 2 years ago
- ☆12Jan 6, 2023Updated 3 years ago
- Cut, copy and paste files from the clipboard in a Linux terminal☆15Nov 28, 2025Updated 3 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- AI by AI☆11Oct 19, 2023Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Docker 镜像下载机器人☆15Dec 28, 2025Updated 2 months ago
- Create cross repository milestones in Github☆10Nov 10, 2025Updated 4 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- EDA Analytics Central☆17Dec 8, 2022Updated 3 years ago