Alternatives and similar repositories for MentorPatchTool

Users that are interested in MentorPatchTool are comparing it to the libraries listed below

• BinaryHackerLab / SiemensEDALicensePatcher
  Siemens/Mentor EDA software license generate and patch tool
  ☆40Updated 2 years ago
• FEDEVEL / allegro-script-add_layer_name
  ☆23Updated 7 years ago
• BinaryHackerLab / CadenceLicensePatcher
  Patch cadence products
  ☆49Updated last year
• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆119Updated 5 years ago
• BinaryHackerLab / SynopsysMonoSlayer
  Synopsys License patcher
  ☆36Updated last year
• Istzqy / CIC-Filter
  关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程
  ☆12Updated last year
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆212Updated last year
• wavedrom / wavedrom.github.io
  Digital timing diagram editor
  ☆1,028Updated 7 months ago
• juulsA / exportJson
  Skill script for Allegro PCB designer, which generates a JSON representation of the board.
  ☆26Updated 3 months ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆142Updated 5 months ago
• suisuisi / EBAZ4205
  EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.
  ☆10Updated 3 years ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆401Updated this week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆782Updated this week
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆299Updated 2 years ago
• dmitrodem / p1735_decryptor
  IEEE P1735 decryptor for VHDL
  ☆36Updated 10 years ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆252Updated 2 months ago
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆158Updated 3 years ago
• lukeli17 / Allegro_Skill_ziliao
  Cadence Skill资料收集
  ☆25Updated 3 years ago
• dragonlock2 / ftdi_dumps
  FTDI EEPROM dumps for common JTAG FPGA programmers
  ☆82Updated last year
• mperov / fixSegfaultVCS
  There is segmentation fault of VCS which should be fixed.
  ☆38Updated 2 years ago
• WangXuan95 / FPGA-USB-Device
  An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…
  ☆818Updated 9 months ago
• EEVengers / ThunderScope
  ThunderScope GitHub Repo
  ☆1,151Updated last week
• viveris / jtag-boundary-scanner
  JTAG boundary scan debug & test tool.
  ☆161Updated 10 months ago
• BitOpenFPGA / arl
  lists of most popular repositories for most favoured programming languages (according to StackOverflow)
  ☆81Updated 4 years ago
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆420Updated 2 years ago
• Gklkrshna / Phase-locked-loop-IC-design
  VSD workshop - Phase Locked Loop(PLL) IC Design
  ☆15Updated 4 years ago
• uoyniXnaH / AXL-SKILL
  Cadence Allegro Skills.
  ☆50Updated 6 years ago
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆234Updated 7 months ago
• j-marjanovic / jtag-quartus-ft232h
  ☆50Updated 3 years ago
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆114Updated 9 years ago