Alternatives and similar repositories for MentorPatchTool:

Users that are interested in MentorPatchTool are comparing it to the libraries listed below

• BinaryHackerLab / SiemensEDALicensePatcher
  Siemens/Mentor EDA software license generate and patch tool
  ☆34Updated last year
• dragonlock2 / ftdi_dumps
  FTDI EEPROM dumps for common JTAG FPGA programmers
  ☆74Updated last year
• BinaryHackerLab / CadenceLicensePatcher
  Patch cadence products
  ☆36Updated last year
• viveris / jtag-boundary-scanner
  JTAG boundary scan debug & test tool.
  ☆136Updated 3 months ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆192Updated 8 months ago
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆92Updated 4 years ago
• suisuisi / EBAZ4205
  EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.
  ☆10Updated 3 years ago
• WangXuan95 / FPGA-ftdi245fifo
  An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。
  ☆274Updated 8 months ago
• BinaryHackerLab / SynopsysMonoSlayer
  Synopsys License patcher
  ☆30Updated 4 months ago
• WangXuan95 / FPGA-USB-Device
  An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…
  ☆669Updated last month
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆68Updated 9 years ago
• bmurmann / Book-on-MOS-stages
  Book repository "Analysis and Design of Elementary MOS Amplifier Stages"
  ☆345Updated 5 months ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆122Updated this week
• Cr4sh / zc_pcie_dma
  DMA attacks over PCI Express based on Xilinx Zynq-7000 series SoC
  ☆60Updated 3 years ago
• vanbwodonk / ft2232hl-jtag-clone
  Digilent JTAG clone hardware + eeprom firmware (.bin)
  ☆61Updated 2 years ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆368Updated this week
• janschiefer / verilog_spi
  A simple Verilog SPI master / slave implementation featuring all 4 modes.
  ☆47Updated 4 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆109Updated this week
• fjullien / migen_litex_tutorials
  ☆103Updated 2 years ago
• FPGA-Systems / fpga-awesome-list
  Полезные ресурсы по тематике FPGA / ПЛИС
  ☆158Updated 2 months ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆206Updated 2 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆223Updated 2 years ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆231Updated 8 months ago
• yuri-panchul / systemverilog-homework
  SystemVerilog language-oriented exercises
  ☆59Updated last week
• SanjayRai / SRAI_HW_ACCEL_WINDOWS10_PCIe
  PCIe based accelerator for VCU1525 with xDMA based on Windows10 and Windows Server 2016 development environment
  ☆52Updated 6 years ago
• xbwpc / EDA_FeatureColle
  A collection of license features from a varity of EDA vendors
  ☆48Updated last year
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆41Updated 3 months ago
• dmitrodem / p1735_decryptor
  IEEE P1735 decryptor for VHDL
  ☆29Updated 9 years ago
• ultraembedded / openlogicbit
  Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.
  ☆128Updated 3 years ago
• riscv-tests-intro / riscv-tests-intro
  Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"
  ☆35Updated last week