Alternatives and similar repositories for MentorPatchTool

Users that are interested in MentorPatchTool are comparing it to the libraries listed below

• BinaryHackerLab / SiemensEDALicensePatcher
  Siemens/Mentor EDA software license generate and patch tool
  ☆37Updated 2 years ago
• BinaryHackerLab / CadenceLicensePatcher
  Patch cadence products
  ☆43Updated last year
• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆114Updated 5 years ago
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆94Updated 4 years ago
• FEDEVEL / allegro-script-add_layer_name
  ☆22Updated 7 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆129Updated last month
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆199Updated last year
• vanbwodonk / ft2232hl-jtag-clone
  Digilent JTAG clone hardware + eeprom firmware (.bin)
  ☆62Updated 2 years ago
• dragonlock2 / ftdi_dumps
  FTDI EEPROM dumps for common JTAG FPGA programmers
  ☆78Updated last year
• juulsA / exportJson
  Skill script for Allegro PCB designer, which generates a JSON representation of the board.
  ☆22Updated 8 months ago
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆157Updated 2 years ago
• viveris / jtag-boundary-scanner
  JTAG boundary scan debug & test tool.
  ☆146Updated 6 months ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆241Updated last year
• dmitrodem / p1735_decryptor
  IEEE P1735 decryptor for VHDL
  ☆32Updated 9 years ago
• Gklkrshna / Phase-locked-loop-IC-design
  VSD workshop - Phase Locked Loop(PLL) IC Design
  ☆14Updated 3 years ago
• BinaryHackerLab / SynopsysMonoSlayer
  Synopsys License patcher
  ☆34Updated 8 months ago
• uoyniXnaH / AXL-SKILL
  Cadence Allegro Skills.
  ☆47Updated 5 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆231Updated 2 years ago
• agural / FPGA-Oscilloscope
  Design, Documentation, Schematic, Board, Code files for the FPGA Oscilloscope project using an Altera Cyclone III FPGA.
  ☆109Updated 10 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆116Updated last week
• charkster / spi_slave_verilog
  SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
  ☆15Updated 5 years ago
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆131Updated 2 years ago
• wuxx / Colorlight-FPGA-Projects
  current focus on Colorlight i5 and i9 & i9plus module
  ☆293Updated 7 months ago
• newaetech / chipwhisperer-husky
  ☆84Updated 2 months ago
• tom66 / scopy-fpga
  Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware
  ☆71Updated 4 years ago
• jiacaiyuan / i2c_slave
  I2C slave Verilog Design and TestBench
  ☆23Updated 6 years ago
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆78Updated 4 years ago
• janschiefer / verilog_spi
  A simple Verilog SPI master / slave implementation featuring all 4 modes.
  ☆54Updated 4 years ago
• lapauwThomas / Zynq_winUSB
  WinUSB implementation for the ZYNQ platform (Zybo board)
  ☆26Updated 6 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆288Updated last year