Alternatives and similar repositories for MentorPatchTool

Users that are interested in MentorPatchTool are comparing it to the libraries listed below

• BinaryHackerLab / SiemensEDALicensePatcher
  Siemens/Mentor EDA software license generate and patch tool
  ☆41Updated 2 years ago
• wavedrom / wavedrom.github.io
  Digital timing diagram editor
  ☆1,031Updated 9 months ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆214Updated last year
• WangXuan95 / FPGA-USB-Device
  An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…
  ☆829Updated 10 months ago
• WangXuan95 / FPGA-ftdi245fifo
  An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。
  ☆321Updated last year
• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆120Updated 5 years ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆257Updated 3 months ago
• BinaryHackerLab / CadenceLicensePatcher
  Patch cadence products
  ☆51Updated last year
• kangyuzhe666 / ZYNQ7010-7020_AD9363
  基于ZYNQ+AD9363的开源SDR硬件
  ☆522Updated 3 years ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆232Updated last year
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆304Updated 2 years ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆803Updated this week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆842Updated 4 years ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆406Updated this week
• FEDEVEL / allegro-script-add_layer_name
  ☆23Updated 8 years ago
• jkelley / irig-decoder
  Firmware IRIG-B decoder
  ☆26Updated 2 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆654Updated 8 months ago
• viveris / jtag-boundary-scanner
  JTAG boundary scan debug & test tool.
  ☆164Updated last year
• BigPig-Bro / Uart_IO_Auto_test
  通用IO测试工程，用于捡垃圾测试IO。与BSDL需要对引脚输入不同，该工程只需要确定时钟输入，然后自动向每个IO发送指定字符串，因此只需要将串口接入任意IO查看输出即可
  ☆12Updated 3 months ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆236Updated 3 years ago
• WangXuan95 / FPGA-NFC
  An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID chips. 用FPGA+分立器件电路搭建一个NFC(RFID)读卡器，不需要专门的RFID芯片。
  ☆140Updated last year
• WangXuan95 / FPGA-CAN
  An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。
  ☆320Updated 2 years ago
• BinaryHackerLab / SynopsysMonoSlayer
  Synopsys License patcher
  ☆37Updated last year
• Digilent / vivado-library
  ☆645Updated 3 months ago
• opencomputeproject / HWMgmt-Module-DCSCM-LTPI
  DC-SCM LTPI Reference Implementation
  ☆13Updated 5 months ago
• themql / FPGA_MCU_SPI_COM
  Simple SPI-based communication between FPGA and MCU, using EP4CE15 and STM32F407 as an example
  ☆13Updated last year
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,770Updated this week
• wuxx / Colorlight-FPGA-Projects
  current focus on Colorlight i5 and i9 & i9plus module
  ☆308Updated 3 months ago
• dragonlock2 / ftdi_dumps
  FTDI EEPROM dumps for common JTAG FPGA programmers
  ☆83Updated last year
• BitOpenFPGA / arl
  lists of most popular repositories for most favoured programming languages (according to StackOverflow)
  ☆81Updated 5 years ago