PS-FPGA / ps-fpgaLinks
The PS-FPGA project (top level)
☆25Updated 4 years ago
Alternatives and similar repositories for ps-fpga
Users that are interested in ps-fpga are comparing it to the libraries listed below
Sorting:
- Attempt to verilog Implementation of Playstation 1 (PSX) chips.☆107Updated 4 years ago
- ☆16Updated 10 months ago
- Gate array reverse engineering☆27Updated 7 months ago
- ☆16Updated 3 years ago
- Intel Quartus Prime Synthesis Engine for Docker☆52Updated last year
- FPGA implementation of CHIP-8 using VHDL.☆24Updated 7 years ago
- A pipelined 80286-class FPGA softcore CPU☆23Updated 4 months ago
- Sega Mega Drive / Genesis for Tang FPGA boards☆28Updated 7 months ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 8 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 10 months ago
- ADPCM decoder compatible with OKI 6295☆14Updated 10 months ago
- SNES SPC music player for Tang Nano 20k☆20Updated 2 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Updated 6 years ago
- Small microcoded 68000 verilog softcore☆60Updated 7 years ago
- FPGA Game Boy Advance for Sipeed Tang boards☆70Updated 7 months ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆45Updated 3 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆63Updated 2 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 4 years ago
- FPGA board support and core ports for MiSTeX☆52Updated 11 months ago
- A complete HDMI transmitter implementation in VHDL☆22Updated 5 months ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆23Updated 3 years ago
- Main_MiSTeX binary☆30Updated last year
- A Simple FPGA Implementation of the Nintendo Entertainment System☆33Updated 7 years ago
- Template with latest framework for MiSTer☆86Updated 2 months ago
- Verilog module compatible with Yamaha OPL chips☆60Updated 10 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 5 years ago
- Reverse-engineering of SEGA chips☆56Updated last week
- A port of the OPL3 to the Panologic G1 thin client☆20Updated 5 years ago
- An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board.☆33Updated 3 months ago