FPGA and Digital ASIC Build System
☆81Feb 27, 2026Updated last week
Alternatives and similar repositories for ruckus
Users that are interested in ruckus are comparing it to the libraries listed below
Sorting:
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated last week
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆48Feb 28, 2026Updated last week
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- IPbus Builder Tool☆14Feb 22, 2026Updated last week
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 2 weeks ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Feb 22, 2026Updated last week
- Processing System Makefiles☆16Apr 10, 2025Updated 10 months ago
- Vivado build system☆70Dec 8, 2025Updated 2 months ago
- Transfer waveforms from Tektronix Oscilloscopes using the High-Speed Interface☆12Updated this week
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆35Jun 22, 2023Updated 2 years ago
- A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI☆23Jan 10, 2015Updated 11 years ago
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Feb 22, 2026Updated last week
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Jun 18, 2020Updated 5 years ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆24Jan 7, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆44Oct 21, 2019Updated 6 years ago
- Python productivity for RFSoC platforms☆89Oct 31, 2025Updated 4 months ago
- Xilinx Tcl Store☆372Feb 16, 2026Updated 2 weeks ago
- A Python package to use FPGA development tools programmatically.☆145Mar 22, 2025Updated 11 months ago
- A git-friendly Vivado wrapper☆247May 21, 2024Updated last year
- ☆31Apr 1, 2017Updated 8 years ago
- Re-coded Xilinx primitives for Verilator use☆52Jun 24, 2025Updated 8 months ago
- ☆70Jul 24, 2025Updated 7 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Feb 28, 2026Updated last week
- Repository for FPGA projects☆64Dec 1, 2025Updated 3 months ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆267Nov 13, 2025Updated 3 months ago