FPGA and Digital ASIC Build System
☆84May 24, 2026Updated this week
Alternatives and similar repositories for ruckus
Users that are interested in ruckus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A huge VHDL library for FPGA and digital ASIC development☆462Updated this week
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆51May 18, 2026Updated last week
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- IPbus Builder Tool☆15Apr 28, 2026Updated 3 weeks ago
- Processing System Makefiles☆17Apr 10, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Vivado build system☆70Dec 8, 2025Updated 5 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 3 months ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆44Mar 5, 2026Updated 2 months ago
- Re-coded Xilinx primitives for Verilator use☆54Jun 24, 2025Updated 11 months ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Jun 14, 2018Updated 7 years ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆25Jan 7, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72May 12, 2026Updated 2 weeks ago
- PCB for ULX4M FPGA R&D board☆62Apr 4, 2025Updated last year
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆27Updated this week
- Build Customized FPGA Implementations for Vivado☆375May 16, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Documenting the Xilinx 7-series bit-stream format.☆887Jun 5, 2025Updated 11 months ago
- ☆27Feb 11, 2026Updated 3 months ago
- A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI☆23Jan 10, 2015Updated 11 years ago
- Xilinx Tcl Store☆374May 18, 2026Updated last week
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆38Jun 22, 2023Updated 2 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated last month
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- ☆31Apr 1, 2017Updated 9 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- A Python package to use FPGA development tools programmatically.☆145Mar 22, 2025Updated last year
- A git-friendly Vivado wrapper☆247May 21, 2024Updated 2 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago