FPGA and Digital ASIC Build System
☆83Apr 20, 2026Updated 2 weeks ago
Alternatives and similar repositories for ruckus
Users that are interested in ruckus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A huge VHDL library for FPGA and digital ASIC development☆457Updated this week
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆50Apr 26, 2026Updated last week
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- IPbus Builder Tool☆15Apr 28, 2026Updated last week
- Processing System Makefiles☆16Apr 10, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Vivado build system☆70Dec 8, 2025Updated 4 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 2 months ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆44Mar 5, 2026Updated 2 months ago
- Re-coded Xilinx primitives for Verilator use☆53Jun 24, 2025Updated 10 months ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Jun 14, 2018Updated 7 years ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆25Jan 7, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆71Apr 22, 2026Updated 2 weeks ago
- PCB for ULX4M FPGA R&D board☆61Apr 4, 2025Updated last year
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆27Apr 23, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆371Updated this week
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Documenting the Xilinx 7-series bit-stream format.☆875Jun 5, 2025Updated 11 months ago
- ☆27Feb 11, 2026Updated 2 months ago
- A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI☆23Jan 10, 2015Updated 11 years ago
- Xilinx Tcl Store☆374Updated this week
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆38Jun 22, 2023Updated 2 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- ☆31Apr 1, 2017Updated 9 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- A Python package to use FPGA development tools programmatically.☆146Mar 22, 2025Updated last year
- A git-friendly Vivado wrapper☆247May 21, 2024Updated last year
- ☆18Oct 5, 2020Updated 5 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Apr 9, 2026Updated 3 weeks ago