FPGA and Digital ASIC Build System
☆87Oct 1, 2026Updated last week
Alternatives and similar repositories for ruckus
Users that are interested in ruckus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A huge VHDL library for FPGA and digital ASIC development☆477Updated this week
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆51Oct 5, 2026Updated last week
- IPbus Builder Tool☆15Sep 3, 2026Updated last month
- Processing System Makefiles☆17Jul 8, 2026Updated 3 months ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Vivado build system☆70Aug 7, 2026Updated 2 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 7 months ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆44Mar 5, 2026Updated 7 months ago
- Re-coded Xilinx primitives for Verilator use☆56Jun 24, 2025Updated last year
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated 2 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆43Jun 14, 2018Updated 8 years ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆25Jan 7, 2026Updated 9 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆76Oct 2, 2026Updated last week
- PCB for ULX4M FPGA R&D board☆64Apr 4, 2025Updated last year
- Build Customized FPGA Implementations for Vivado☆391Updated this week
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- ☆28Sep 28, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,540Updated this week
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Documenting the Xilinx 7-series bit-stream format.☆924Jun 5, 2025Updated last year
- ☆27Feb 11, 2026Updated 8 months ago
- Python productivity for RFSoC platforms☆105Sep 29, 2026Updated 2 weeks ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI☆24Jan 10, 2015Updated 11 years ago
- Xilinx Tcl Store☆378Updated this week
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 7 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,959Sep 23, 2026Updated 3 weeks ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 3 years ago
- A git-friendly Vivado wrapper☆247May 21, 2024Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆45Sep 20, 2026Updated 3 weeks ago
- A utility for Composing FPGA designs from Peripherals☆193Aug 31, 2026Updated last month
- A Python package to use FPGA development tools programmatically.☆151Sep 21, 2026Updated 3 weeks ago
- ☆30Apr 1, 2017Updated 9 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago