☆27Feb 11, 2026Updated 8 months ago
Alternatives and similar repositories for cmakeModules
Users that are interested in cmakeModules are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- ☆18Oct 27, 2026Updated last week
- ☆23Sep 26, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Hardcaml wrappers for Xilinx memory primitives☆11Jul 10, 2026Updated 3 months ago
- Protocol Buffer Validation for C++.☆27Oct 19, 2026Updated 2 weeks ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆80Jul 14, 2026Updated 3 months ago
- random stuff for my hack with FPGAs☆11May 4, 2016Updated 10 years ago
- This repo contains all the materials needed to perform the ADALM-Pluto SDR Hands-On event developed by the Spanish MATLAB Ambassadors☆14Jul 8, 2022Updated 4 years ago
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 3 years ago
- Bare metal bring-up for the Digilent Zybo board☆10Jan 26, 2017Updated 9 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Pipe Mania - Game for FPGA written in VHDL☆12Dec 16, 2018Updated 7 years ago
- Test application for the ALSA AVB driver☆11Nov 17, 2019Updated 6 years ago
- A simple, high speed message queue with optional message durability☆10Jun 12, 2013Updated 13 years ago
- Raspberry Pi Pico FreeRTOS Shell is a module that allows you to add an interactive shell with custom commands to your application.☆13Jan 4, 2025Updated last year
- ☆40Aug 21, 2025Updated last year
- Hardware Acceleration☆17Oct 20, 2026Updated 2 weeks ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- A lightweight CANopen controller in VHDL☆13Feb 26, 2025Updated last year
- VCV ports of Bastl Instruments☆11Jan 23, 2026Updated 9 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- HBS (Hardware Build System) - the build system for hardware description projects.☆13Updated this week
- BYU Pynq PR Video Pipeline Hardware☆12Oct 2, 2025Updated last year
- Processing System Makefiles☆17Jul 8, 2026Updated 3 months ago
- The Faust Online Documentation☆12Updated this week
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆14Feb 2, 2022Updated 4 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- Documentation for the tinyNX33U SoM and related boards☆13Oct 8, 2026Updated 3 weeks ago
- A LSP Server Implementation for Faust☆14Feb 8, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A user-space example program to comunicate using spidev on Linux☆15Apr 24, 2023Updated 3 years ago
- Script for decoding raw bayer images (e.g. raw8, raw10, raw12, raw16).☆13Feb 7, 2023Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- provide programming exercise automated testing usable by novices☆14Sep 21, 2026Updated last month
- FPGA and Digital ASIC Build System☆87Updated this week
- Phased Array Radar☆14Aug 15, 2012Updated 14 years ago
- ResNet implementation in Julia☆12Feb 5, 2022Updated 4 years ago