Alternatives and similar repositories for cmakeModules:

Users that are interested in cmakeModules are comparing it to the libraries listed below

• TripRichert / viv-prj-gen
  tcl scripts used to build or generate vivado projects automatically
  ☆31Updated last year
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆74Updated this week
• wyvernSemi / tcpIpPg
  10GbE XGMII TCP/IPv4 packet generator for Verilog
  ☆23Updated 3 months ago
• ATaylorCEngFIET / Vitis_Hero
  ☆25Updated 2 years ago
• ATaylorCEngFIET / perfecting_petalinux
  ☆14Updated 2 years ago
• hVHDL / hVHDL_example_project
  An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…
  ☆27Updated 3 months ago
• Digilent / Petalinux-Zybo-Z7-20
  ☆53Updated 2 years ago
• lucasbrasilino / axis_exec_op
  Verilog module for executing logic operations over AXI4-Stream interface data.
  ☆10Updated 3 years ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆64Updated 4 months ago
• Xilinx / XilinxCEDStore
  This store contains Configurable Example Designs.
  ☆44Updated this week
• Xilinx-Wiki-Projects / software-prototypes
  ☆68Updated 9 months ago
• jefflieu / HLS-Tiny-Tutorials
  This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL
  ☆26Updated 3 years ago
• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆59Updated 3 weeks ago
• Avnet / hdl
  ☆111Updated last month
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆59Updated last month
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆33Updated 2 months ago
• Digilent / Zybo-Z7
  ☆25Updated 2 months ago
• umarcor / osvb
  Open Source Verification Bundle for VHDL and System Verilog
  ☆45Updated last year
• antmicro / kria-k26-devboard
  Open source AMD Xilinx Kria UltraScale+ SoM baseboard
  ☆45Updated 3 months ago
• Xilinx / meta-xilinx
  Collection of Yocto Project layers to enable AMD Xilinx products
  ☆154Updated this week
• Xilinx / bootgen
  bootgen source code
  ☆42Updated 5 months ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆54Updated last month
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆68Updated 4 months ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆59Updated 2 years ago
• Digilent / digilent-vivado-scripts
  ☆69Updated last month
• fpgadeveloper / ethernet-fmc-axi-eth
  Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks
  ☆66Updated 5 months ago
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆77Updated 6 months ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆22Updated last year
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆63Updated 2 weeks ago
• antmicro / cocotb-verilator-build
  ☆26Updated last year