Alternatives and similar repositories for cmakeModules

Users that are interested in cmakeModules are comparing it to the libraries listed below

• z4yx / petalinux-docker
  Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)
  ☆121Updated 3 years ago
• wyvernSemi / tcpIpPg
  10GbE XGMII TCP/IPv4 packet generator for Verilog
  ☆24Updated 7 months ago
• Avnet / hdl
  ☆112Updated 5 months ago
• Xilinx-Wiki-Projects / software-prototypes
  ☆71Updated 2 months ago
• Xilinx-Wiki-Projects / ZCU102-Ethernet
  Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.
  ☆75Updated 7 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆77Updated 2 weeks ago
• SEL-FOSS / fixedpoint
  Fixed point arithmetic python package
  ☆38Updated last year
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 9 months ago
• TripRichert / viv-prj-gen
  tcl scripts used to build or generate vivado projects automatically
  ☆33Updated 2 years ago
• ATaylorCEngFIET / Vitis_Hero
  ☆28Updated 3 years ago
• Xilinx / meta-xilinx
  Collection of Yocto Project layers to enable AMD Xilinx products
  ☆166Updated this week
• hVHDL / hVHDL_example_project
  An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…
  ☆29Updated 8 months ago
• PyFPGA / pyfpga
  A Python package to use FPGA development tools programmatically.
  ☆139Updated 5 months ago
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆61Updated 5 months ago
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆65Updated 3 months ago
• jacobfeder / axisfifo
  Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP
  ☆56Updated 7 months ago
• fpgadeveloper / ethernet-fmc-axi-eth
  Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks
  ☆65Updated 4 months ago
• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆65Updated last month
• Avnet / bdf
  Avnet Board Definition Files
  ☆133Updated this week
• Xilinx / Vitis_Model_Composer
  Vitis Model Composer Examples and Tutorials
  ☆106Updated this week
• Xilinx / Embedded-Design-Tutorials
  ☆146Updated last week
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆75Updated 2 months ago
• esophagus-now / mpsoc_axidma
  A set of standalone kernel modules and userspace library for using the AXI DMA on a Zynq MPSoC
  ☆21Updated 5 years ago
• HDLForBeginners / Examples
  ☆103Updated 2 years ago
• bmartini / zynq-axis
  Hardware, Linux Driver and Library for the Zynq AXI DMA interface
  ☆102Updated 7 years ago
• suoto / fpga_cores
  ☆33Updated 2 years ago
• Xilinx / XilinxCEDStore
  This store contains Configurable Example Designs.
  ☆49Updated last week
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆72Updated 6 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆155Updated 2 years ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆57Updated this week