Alternatives and similar repositories for cmakeModules:

Users that are interested in cmakeModules are comparing it to the libraries listed below

• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆56Updated last week
• wyvernSemi / tcpIpPg
  10GbE XGMII TCP/IPv4 packet generator for Verilog
  ☆22Updated this week
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆22Updated last year
• Avnet / petalinux
  Repository used to support automated builds under PetaLinux tools that use Yocto.
  ☆58Updated last week
• maltevesper / JetStream-hardware
  ☆22Updated 8 years ago
• paulscherrerinstitute / psi_common
  Common elements for FPGA Design (FIFOs, RAMs, etc.)
  ☆32Updated this week
• antmicro / kria-k26-devboard
  Open source AMD Xilinx Kria UltraScale+ SoM baseboard
  ☆43Updated last week
• hVHDL / hVHDL_example_project
  An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…
  ☆26Updated 2 weeks ago
• Digilent / Zybo-Z7
  ☆24Updated 6 months ago
• sjaeckel / axi-bfm
  git clone of http://code.google.com/p/axi-bfm/
  ☆17Updated 11 years ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆72Updated this week
• marph91 / pico-png
  PNG encoder, implemented in VHDL
  ☆23Updated 10 months ago
• Architech-Silica / Designing-a-Custom-AXI-Master-using-BFMs
  A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models
  ☆32Updated 6 years ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆26Updated 4 years ago
• ThalesGroup / TMR
  Triple Modular Redundancy
  ☆24Updated 5 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆57Updated last year
• airhdl / spi-to-axi-bridge
  An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
  ☆46Updated last year
• Xilinx / Xilinx_Kria_KV260_Workshop
  ☆42Updated 3 years ago
• suoto / fpga_cores
  ☆32Updated last year
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• Xilinx / bootgen
  bootgen source code
  ☆38Updated 2 months ago
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆40Updated 6 years ago
• Digilent / Petalinux-Zybo-Z7-20
  ☆52Updated 2 years ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆63Updated last month
• patocarr / axi-traffic-gen
  File editor for the Xilinx AXI Traffic Generator IP
  ☆15Updated 2 months ago
• ATaylorCEngFIET / Vitis_Hero
  ☆24Updated 2 years ago
• mattvenn / pyfda-cocotb-demo
  Audio filtering with pyfda and cocotb
  ☆10Updated 4 years ago
• carlesfernandez / docker-petalinux2
  Docker image generation for Xilinx Petalinux Tools
  ☆33Updated 3 months ago
• maltevesper / JetStream-driver
  ☆15Updated 8 years ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆65Updated 4 months ago