ipbus / ipbus-firmwareLinks
Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol
☆42Updated last week
Alternatives and similar repositories for ipbus-firmware
Users that are interested in ipbus-firmware are comparing it to the libraries listed below
Sorting:
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆24Updated last month
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 11 months ago
- FPGA and Digital ASIC Build System☆74Updated last week
- An open-source HDL register code generator fast enough to run in real time.☆71Updated this week
- IPbus Builder Tool☆13Updated this week
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- A collection of demonstration digital filters☆153Updated last year
- ☆32Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 5 months ago
- ☆23Updated 2 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated last month
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆28Updated 5 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆81Updated last year
- I2C models for cocotb☆35Updated 3 months ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆23Updated 4 months ago
- AXI Stream UART (verilog)☆11Updated 5 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago