A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI
☆23Jan 10, 2015Updated 11 years ago
Alternatives and similar repositories for Vivado-CI
Users that are interested in Vivado-CI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Feb 8, 2021Updated 5 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- This is a open source hardware (and software) RF Signal Generator using readily available off the shelf-components.☆13Nov 25, 2019Updated 6 years ago
- My own VHDL components library. Anything from a flip flop to an ALU.☆12Feb 5, 2024Updated 2 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- Linux-kernel related code (patch form mark1/logibone support, kernel modules for communication, etc), can link to supported repositories☆23Apr 12, 2017Updated 9 years ago
- Jupyter notebooks explaining AFSK demodulation☆31Mar 14, 2019Updated 7 years ago
- A simple git server, using only your local git installation.☆17Dec 23, 2023Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 16 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- 飞书多维表格 OpenClaw 技能 — 从零搭建 + 日常 CRUD，一键安装☆37Mar 12, 2026Updated last month
- A pure python implementation of the Snappy compression algorithm.☆18Sep 29, 2021Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆122Oct 18, 2016Updated 9 years ago
- Snap! extension for LEGO BOOST☆13Oct 15, 2017Updated 8 years ago
- ☆16Mar 11, 2026Updated last month
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 3 months ago
- FPGA and Digital ASIC Build System☆83Apr 20, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Package Xilinx FPGA tools into docker containers, useful for CI situations.☆17Oct 20, 2014Updated 11 years ago
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated last year
- ☆27Feb 11, 2026Updated 2 months ago
- Micropython driver for the MAX7219, a LED matrix/digit display driver☆13Dec 20, 2018Updated 7 years ago
- Example code for the startKIT developer board☆23Dec 11, 2014Updated 11 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 9 months ago
- AllPix is a powerful tool for various simulation goals with pixel detectors, see the Twiki page for more details☆14Feb 20, 2019Updated 7 years ago
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 3 months ago
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- ☆12May 3, 2017Updated 9 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆61Updated this week
- Caribou: Distributed Smart Storage built with FPGAs☆69Jul 25, 2018Updated 7 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago