Alternatives and similar repositories for vivado-git

Users that are interested in vivado-git are comparing it to the libraries listed below

• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆447Updated this week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆556Updated last week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆305Updated 3 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆618Updated 8 months ago
• Digilent / vivado-boards
  ☆479Updated 5 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆193Updated last month
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆407Updated 3 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆473Updated 2 months ago
• Xilinx / XilinxBoardStore
  ☆310Updated this week
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last month
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆192Updated 2 years ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆284Updated last year
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆346Updated this week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆128Updated 7 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆319Updated last year
• pyuvm / pyuvm
  The UVM written in Python
  ☆491Updated 2 weeks ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆682Updated 3 weeks ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆435Updated 2 weeks ago
• alexforencich / verilog-uart
  Verilog UART
  ☆523Updated 10 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆669Updated 10 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆545Updated 4 years ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆351Updated 8 years ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆70Updated last month
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆405Updated last week
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆147Updated last year
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆163Updated 3 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆318Updated 2 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆229Updated last week
• jamieiles / uart
  Verilog UART
  ☆188Updated 12 years ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆253Updated last week