Alternatives and similar repositories for vivado-git

Users that are interested in vivado-git are comparing it to the libraries listed below

• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆609Updated 7 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆298Updated 2 months ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆413Updated last week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆489Updated 3 weeks ago
• Digilent / vivado-boards
  ☆474Updated 4 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆189Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆469Updated 3 weeks ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆397Updated 2 months ago
• Xilinx / XilinxBoardStore
  ☆306Updated 2 weeks ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated last week
• themperek / cocotb-test
  Unit testing for cocotb
  ☆164Updated 2 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆277Updated 10 months ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆159Updated 3 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆309Updated 2 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆483Updated last week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆318Updated last year
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆674Updated 2 months ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆128Updated 6 months ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆394Updated 5 months ago
• jamieiles / uart
  Verilog UART
  ☆186Updated 12 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆254Updated 9 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆514Updated 9 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆434Updated 3 weeks ago
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆158Updated 9 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆414Updated this week
• Xilinx / Vivado-Design-Tutorials
  ☆237Updated 3 months ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆342Updated this week
• raysalemi / Python4RTLVerification
  ☆170Updated 3 years ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆146Updated last year
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆191Updated 2 years ago