Alternatives and similar repositories for vivado-git:

Users that are interested in vivado-git are comparing it to the libraries listed below

• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆523Updated last month
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆378Updated this week
• Digilent / vivado-boards
  ☆423Updated 2 months ago
• Xilinx / XilinxBoardStore
  ☆278Updated last month
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆240Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆397Updated 6 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆158Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆600Updated last month
• alexforencich / verilog-uart
  Verilog UART
  ☆455Updated last week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆584Updated last week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆388Updated 3 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆789Updated last week
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆272Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆312Updated 10 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆583Updated last week
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆237Updated 2 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆319Updated 7 years ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆235Updated 10 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆421Updated 3 years ago
• jamieiles / uart
  Verilog UART
  ☆146Updated 11 years ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆183Updated last year
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆201Updated this week
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆276Updated this week
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆250Updated 2 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆410Updated 2 months ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆236Updated last week
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆132Updated 8 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆372Updated 3 weeks ago
• Xilinx / Vivado-Design-Tutorials
  ☆185Updated last month
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆228Updated 2 years ago