Alternatives and similar repositories for vivado-git:

Users that are interested in vivado-git are comparing it to the libraries listed below

• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆526Updated last month
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆245Updated last year
• Digilent / vivado-boards
  ☆424Updated 2 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆400Updated 6 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆294Updated last year
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆380Updated this week
• Xilinx / XilinxBoardStore
  ☆279Updated last week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆132Updated this week
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆132Updated 9 months ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆293Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆315Updated 10 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆159Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆415Updated 2 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆461Updated 3 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆590Updated last week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆236Updated last week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆426Updated 3 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆190Updated 2 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆591Updated 3 weeks ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆389Updated last month
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆791Updated 3 weeks ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆129Updated 2 years ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆183Updated last year
• themperek / cocotb-test
  Unit testing for cocotb
  ☆157Updated 2 weeks ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆238Updated 2 months ago
• Digilent / vivado-library
  ☆607Updated 8 months ago
• raysalemi / Python4RTLVerification
  ☆151Updated 2 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆313Updated this week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆250Updated last month
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆277Updated last year