Alternatives and similar repositories for vivado-git

Users that are interested in vivado-git are comparing it to the libraries listed below

• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆328Updated last month
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆276Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆576Updated 3 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆445Updated last month
• Digilent / vivado-boards
  ☆452Updated 2 weeks ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆174Updated 2 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆393Updated last week
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆258Updated 6 months ago
• Xilinx / XilinxBoardStore
  ☆291Updated 2 weeks ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆307Updated last year
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆146Updated 2 years ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 7 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆357Updated last year
• alexforencich / verilog-uart
  Verilog UART
  ☆497Updated 5 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆364Updated 2 weeks ago
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆152Updated 5 months ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆278Updated 5 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆121Updated 2 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆215Updated last month
• jamieiles / uart
  Verilog UART
  ☆177Updated 12 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆410Updated 2 weeks ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆138Updated last year
• themperek / cocotb-test
  Unit testing for cocotb
  ☆161Updated last month
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆371Updated last month
• raysalemi / Python4RTLVerification
  ☆161Updated 2 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 5 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆141Updated 2 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆297Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆497Updated 3 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆332Updated last week