Alternatives and similar repositories for vivado-git

Users that are interested in vivado-git are comparing it to the libraries listed below

• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆345Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆582Updated 4 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆276Updated last year
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆393Updated this week
• Digilent / vivado-boards
  ☆459Updated last month
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆175Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆363Updated last year
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆367Updated last week
• Xilinx / XilinxBoardStore
  ☆290Updated 2 weeks ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆262Updated 7 months ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆381Updated 2 months ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆297Updated 2 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆150Updated 2 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆502Updated 5 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆448Updated 2 months ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 8 months ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆189Updated 2 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆122Updated 3 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆502Updated 3 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆449Updated last month
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆139Updated last year
• rggen / rggen
  Code generation tool for control and status registers
  ☆418Updated last week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆309Updated last year
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 6 months ago
• jamieiles / uart
  Verilog UART
  ☆178Updated 12 years ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆245Updated 2 weeks ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆339Updated 8 years ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆161Updated 2 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆218Updated 2 weeks ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆402Updated this week