Alternatives and similar repositories for vivado-git

Users that are interested in vivado-git are comparing it to the libraries listed below

• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆283Updated 3 weeks ago
• Digilent / vivado-boards
  ☆447Updated 6 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆572Updated 3 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆270Updated last year
• Xilinx / XilinxBoardStore
  ☆290Updated last month
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆391Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆440Updated last month
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆296Updated last year
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆172Updated 2 weeks ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆354Updated last year
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆138Updated last year
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 6 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆494Updated 4 months ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆306Updated last year
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆256Updated 6 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆625Updated 3 months ago
• stffrdhrn / sdram-controller
  Verilog SDRAM memory controller
  ☆336Updated 8 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆252Updated 5 months ago
• jamieiles / uart
  Verilog UART
  ☆173Updated 12 years ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆277Updated 5 years ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆160Updated last month
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆492Updated 3 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆203Updated last year
• accellera-official / uvm-core
  ☆87Updated 10 months ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆118Updated last month
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆143Updated 2 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆328Updated this week
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆187Updated 2 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆625Updated 4 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆210Updated 3 weeks ago