Alternatives and similar repositories for vivado-git

Users that are interested in vivado-git are comparing it to the libraries listed below

• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆296Updated last month
• Digilent / vivado-boards
  ☆468Updated 3 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆602Updated 6 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆186Updated 3 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆407Updated this week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆459Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆463Updated last week
• rggen / rggen
  Code generation tool for control and status registers
  ☆428Updated last week
• Xilinx / XilinxBoardStore
  ☆306Updated this week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆312Updated last year
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 9 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆388Updated last month
• themperek / cocotb-test
  Unit testing for cocotb
  ☆163Updated last month
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆145Updated last year
• alexforencich / verilog-lfsr
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆158Updated 8 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆269Updated 10 months ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆226Updated last month
• pyuvm / pyuvm
  The UVM written in Python
  ☆479Updated last week
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆159Updated 3 years ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆127Updated 5 months ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆390Updated 5 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated last week
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆305Updated 2 years ago
• raysalemi / Python4RTLVerification
  ☆168Updated 3 years ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆202Updated last year
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆340Updated last week
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆191Updated 2 years ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆411Updated last month
• jamieiles / uart
  Verilog UART
  ☆186Updated 12 years ago