ipbus / ipbus-software

Related projects: ⓘ

• ipbus / ipbus-firmware
  Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol
  ☆40Updated last week
• ipbus / ipbb
  IPbus Builder Tool
  ☆12Updated 2 weeks ago
• slaclab / rogue
  SLAC Python Based Hardware Abstraction & Data Acquisition System
  ☆40Updated 3 weeks ago
• SiLab-Bonn / basil
  A data acquisition framework in Python and Verilog.
  ☆40Updated last month
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆52Updated 2 weeks ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆52Updated last year
• quartiq / redpid
  migen + misoc + redpitaya = digital servo
  ☆34Updated 5 years ago
• hgomersall / Ovenbird
  A tool for merging the MyHDL workflow with Vivado
  ☆19Updated 4 years ago
• slaclab / ruckus
  Vivado build system
  ☆68Updated last week
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆45Updated 3 months ago
• sarafs1926 / ZCU216-PYNQ
  Board repo for the ZCU216 RFSOC
  ☆25Updated 2 years ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆52Updated 4 months ago
• BreizhGeek / wavedrompy
  ☆20Updated this week
• FPGA4HEP / course_material
  ☆35Updated 5 years ago
• ATaylorCEngFIET / Xilinx_BootCamp
  Slides and material for Xilinx bootcamp
  ☆19Updated 3 years ago
• paulscherrerinstitute / psi_fix
  Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)
  ☆22Updated 2 months ago
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆39Updated 6 years ago
• CESNET / ofm
  Open FPGA Modules
  ☆22Updated last week
• casper-astro / hdl_devel
  A new CASPER toolflow based on an HDL primitives library
  ☆18Updated 12 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆39Updated 3 months ago
• VLSI-EDA / PoC-Examples
  This repository contains synthesizable examples which use the PoC-Library.
  ☆33Updated 3 years ago
• Xilinx / XilinxCEDStore
  This store contains Configurable Example Designs.
  ☆40Updated 2 weeks ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆31Updated last year
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆46Updated this week
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆75Updated 4 years ago
• nandland / memory
  Single Port RAM, Dual Port RAM, FIFO
  ☆17Updated 2 years ago
• BerkeleyLab / Marble-Mini
  "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE
  ☆16Updated 2 years ago
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆22Updated 2 years ago
• frobino / axi_custom_ip_tb
  A testbench for an axi lite custom IP
  ☆22Updated 9 years ago
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆48Updated 3 weeks ago