sjj-star / automatically-generate-Wallace-Tree-VerilogHDL-codeView external linksLinks
本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。
☆27Jun 1, 2023Updated 2 years ago
Alternatives and similar repositories for automatically-generate-Wallace-Tree-VerilogHDL-code
Users that are interested in automatically-generate-Wallace-Tree-VerilogHDL-code are comparing it to the libraries listed below
Sorting:
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆37Oct 4, 2024Updated last year
- ☆11Apr 29, 2022Updated 3 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated last year
- ☆31Aug 8, 2020Updated 5 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- ☆36Jun 19, 2023Updated 2 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆17Mar 19, 2025Updated 10 months ago
- Video Stream Scaler☆40Jul 17, 2014Updated 11 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 7 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆18May 14, 2021Updated 4 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Implementation of the PCIe physical layer☆60Jul 11, 2025Updated 7 months ago
- ☆25Feb 26, 2024Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Aug 13, 2024Updated last year
- Parameterized Booth Multiplier in Verilog 2001☆51Oct 30, 2022Updated 3 years ago
- COMS 超大规模集成电路设计书籍☆31May 12, 2022Updated 3 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- ☆63Apr 22, 2025Updated 9 months ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 6 years ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Dec 18, 2024Updated last year
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- Implementation of the SHA256 Algorithm in Verilog☆38Jan 2, 2012Updated 14 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- ☆35Jun 9, 2022Updated 3 years ago