maxs-well / USB_CtrlLinks
USB2.0 Verilog
☆18Updated 6 years ago
Alternatives and similar repositories for USB_Ctrl
Users that are interested in USB_Ctrl are comparing it to the libraries listed below
Sorting:
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- USB2.0 Device Controller IP Core☆13Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 常用Verilog模块☆20Updated 5 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆86Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- JPEG Encoder Verilog☆77Updated 2 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆136Updated last year
- Verilog SPI master and slave☆57Updated 9 years ago
- ☆36Updated 10 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆72Updated 3 years ago