maxs-well / USB_Ctrl
USB2.0 Verilog
☆17Updated 6 years ago
Alternatives and similar repositories for USB_Ctrl:
Users that are interested in USB_Ctrl are comparing it to the libraries listed below
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- ☆16Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆19Updated 5 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- ☆36Updated 9 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- 常用Verilog模块☆19Updated 5 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Must-have verilog systemverilog modules☆33Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆53Updated 4 years ago
- 基于FPGA的FFT☆13Updated 6 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆65Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- FPGA 同步FIFO与异步FIFO☆30Updated 6 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆24Updated 7 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆35Updated 3 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- Generic AXI to APB bridge☆12Updated 10 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago