USB2.0 Verilog
☆20Apr 21, 2019Updated 6 years ago
Alternatives and similar repositories for USB_Ctrl
Users that are interested in USB_Ctrl are comparing it to the libraries listed below
Sorting:
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Hardware Description Language Translator☆17Feb 28, 2026Updated 3 weeks ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- ID card location and identification between back and front sides using OpenCV☆11Dec 6, 2023Updated 2 years ago
- Open Source Windows UAC2 driver☆20Feb 24, 2013Updated 13 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- sx1280基本收发☆10Jul 24, 2019Updated 6 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆34May 28, 2021Updated 4 years ago
- Super Audio CD ISO-Image decoder addon☆16Feb 27, 2026Updated 3 weeks ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- 基于多智能体LLM的中文金融交易框架 - TradingAgents中文增强版☆35Mar 11, 2026Updated last week
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated 11 months ago
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 7 months ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- ☆12Jan 19, 2019Updated 7 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- FFmpeg with Cedrus264 for H3 (Cedrus264 HW Encoder)☆16Aug 17, 2016Updated 9 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 5 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Experimental platform built around Xilinx Kintex-7 FPGA for development and customization of RAM controllers supporting RDIMM DDR4 RAM mo…☆23Sep 11, 2025Updated 6 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- Roon server & Roon bridge containers for amd64, arm64, arm/v7 (based on bullseye)☆18May 23, 2025Updated 9 months ago
- configurable cordic core in verilog☆53Jul 17, 2014Updated 11 years ago
- Dongbo Bu's Algorithm Course UCAS卜东波老师算法作业汇总☆14Jan 21, 2019Updated 7 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 6 years ago
- AD7606 driver verilog☆47May 22, 2019Updated 6 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- A CircuitPython RPN Calculator☆12Jul 22, 2025Updated 7 months ago