maxs-well / USB_Ctrl
USB2.0 Verilog
☆17Updated 5 years ago
Alternatives and similar repositories for USB_Ctrl:
Users that are interested in USB_Ctrl are comparing it to the libraries listed below
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆51Updated 8 months ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- ☆16Updated 5 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆63Updated 3 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- 基于FPGA的FFT☆12Updated 6 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆23Updated 6 months ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 6 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- configurable cordic core in verilog☆49Updated 10 years ago
- Build an open source, extremely simple DMA.☆21Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- SPI通信实现FLASH读写☆13Updated 5 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago