USB2.0 Verilog
☆20Apr 21, 2019Updated 7 years ago
Alternatives and similar repositories for USB_Ctrl
Users that are interested in USB_Ctrl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- USB2.0 Device Controller IP Core☆19Aug 18, 2023Updated 3 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- Hardware Description Language Translator☆17Aug 7, 2026Updated 3 weeks ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 7 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- OreSat hardware for high speed data communications using 2.4 GHz WiFi.☆17Aug 2, 2026Updated 3 weeks ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- USB1.1 Host Controller + PHY☆18Aug 4, 2021Updated 5 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- ID card location and identification between back and front sides using OpenCV☆11Dec 6, 2023Updated 2 years ago
- Open Source Windows UAC2 driver☆21Feb 24, 2013Updated 13 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated last year
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 weeks ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆19Apr 17, 2021Updated 5 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 8 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- Human Protein Atlas image classification competition☆13May 22, 2023Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- Code for Disambiguating Monocular Depth Estimation with a Single Transient☆12Sep 8, 2020Updated 5 years ago
- ☆12Jan 19, 2019Updated 7 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆17Aug 3, 2019Updated 7 years ago
- PyTorch Learning Tutorial in Chinese☆10Apr 15, 2018Updated 8 years ago
- 一个基于 TradingAgents 多智能体量化分析框架的现代化 Web 版本，同时支持美股、港股和A股☆14Aug 15, 2026Updated 2 weeks ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆13Nov 22, 2022Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆36May 28, 2021Updated 5 years ago
- My implementation of pid tunner following TI's InstaSPIN guide.☆16Jul 10, 2020Updated 6 years ago