USB2.0 Verilog
☆20Apr 21, 2019Updated 7 years ago
Alternatives and similar repositories for USB_Ctrl
Users that are interested in USB_Ctrl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- Hardware Description Language Translator☆17Jun 9, 2026Updated 3 weeks ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- Open Source Windows UAC2 driver☆21Feb 24, 2013Updated 13 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆36May 28, 2021Updated 5 years ago
- Super Audio CD ISO-Image decoder addon☆18Apr 18, 2026Updated 2 months ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 10 months ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- Human Protein Atlas image classification competition☆13May 22, 2023Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Code for Disambiguating Monocular Depth Estimation with a Single Transient☆12Sep 8, 2020Updated 5 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆17Aug 3, 2019Updated 6 years ago
- PyTorch Learning Tutorial in Chinese☆10Apr 15, 2018Updated 8 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆12Nov 22, 2022Updated 3 years ago
- USB2.0 Device Controller IP Core☆17Aug 18, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 模型量化工程 Base pretrained models and datasets in pytorch (MNIST, SVHN, CIFAR10, CIFAR100, STL10, AlexNet, VGG16, VGG19, ResNet, Inception,…☆12Aug 3, 2018Updated 7 years ago
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- USB Full Speed PHY☆49May 3, 2020Updated 6 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆20Jun 16, 2026Updated 2 weeks ago
- ☆14Oct 20, 2015Updated 10 years ago
- Experimental platform built around Xilinx Kintex-7 FPGA for development and customization of RAM controllers supporting RDIMM DDR4 RAM mo…☆26Sep 11, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SPADnet: Deep RGB-SPAD Sensor Fusion Assisted by Monocular Depth Estimation☆18Jul 5, 2020Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Roon server & Roon bridge containers for amd64, arm64, arm/v7 (based on bullseye)☆17May 23, 2025Updated last year
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 7 years ago
- AD7606 driver verilog☆50May 22, 2019Updated 7 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- A CircuitPython RPN Calculator☆12Jul 22, 2025Updated 11 months ago