maxs-well / USB_Ctrl
USB2.0 Verilog
☆16Updated 5 years ago
Alternatives and similar repositories for USB_Ctrl:
Users that are interested in USB_Ctrl are comparing it to the libraries listed below
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆16Updated 5 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- 常用Verilog模块☆19Updated 4 years ago
- 基于FPGA的FFT☆12Updated 5 years ago
- Verilog Code for a JPEG Decoder☆33Updated 6 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆57Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆20Updated 4 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆42Updated 6 months ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆23Updated last year
- Demosaic (Bilinear)☆9Updated 10 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆47Updated 2 years ago
- Xilinx IP repository☆13Updated 6 years ago
- ☆28Updated 5 years ago
- ☆14Updated 3 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31Updated 5 years ago
- Video Stream Scaler☆40Updated 10 years ago
- YPCB-00338-1P1 Hack☆11Updated 2 weeks ago
- UART -> AXI Bridge☆60Updated 3 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- Generic AXI master stub☆19Updated 10 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago