maxs-well / USB_CtrlLinks
USB2.0 Verilog
☆18Updated 6 years ago
Alternatives and similar repositories for USB_Ctrl
Users that are interested in USB_Ctrl are comparing it to the libraries listed below
Sorting:
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆70Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- USB2.0 Device Controller IP Core☆13Updated 2 years ago
- 常用Verilog模块☆20Updated 5 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆33Updated last year
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆19Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆72Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- UART -> AXI Bridge☆62Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- ☆16Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- ☆37Updated 10 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆61Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Updated 4 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆25Updated last year