USB2.0 Verilog
☆20Apr 21, 2019Updated 7 years ago
Alternatives and similar repositories for USB_Ctrl
Users that are interested in USB_Ctrl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆16Jan 13, 2015Updated 11 years ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- USB 2.0 Device IP Core☆76Oct 1, 2017Updated 9 years ago
- Hardware Description Language Translator☆17Oct 20, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆21Jan 9, 2022Updated 4 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 7 years ago
- OreSat hardware for high speed data communications using 2.4 GHz WiFi.☆19Oct 22, 2026Updated last week
- USB1.1 Host Controller + PHY☆18Aug 4, 2021Updated 5 years ago
- ID card location and identification between back and front sides using OpenCV☆11Dec 6, 2023Updated 2 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- LMS sound filtering by Verilog☆44Apr 5, 2020Updated 6 years ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 13 years ago
- sx1280基本收发☆10Jul 24, 2019Updated 7 years ago
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated last year
- Open Source Windows UAC2 driver☆21Feb 24, 2013Updated 13 years ago
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 8 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆20Apr 17, 2021Updated 5 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- ☆11Jun 28, 2020Updated 6 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 6 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- FFmpeg with Cedrus264 for H3 (Cedrus264 HW Encoder)☆16Aug 17, 2016Updated 10 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆17Oct 21, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 months ago
- 一个基于 TradingAgents 多智能体量化分析框架的现代化 Web 版本，同时支持美股、港股和A股☆16Sep 11, 2026Updated last month
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆37May 28, 2021Updated 5 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 8 years ago
- ☆12Oct 20, 2015Updated 11 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago